Packaging of integrated power electronics modules using flip-chip technology

We present the use of flip-chip technology, widely used in IC packaging, for the fabrication of three-dimensional packaged integrated power electronics modules (IPEMs). In the flip-chip IPEM (FC-IPEM), power devices are bonded to the flexible substrate with circuit pattern for gate-drive components using triple-stacked solder bumps. The devices are encapsulated using underfill polymer materials to distribute thermomechanical stresses caused by mismatching coefficients of thermal expansion (CTEs) among the silicon chips and substrates. The power semiconductor dies are attached to direct-bond copper (DEC) substrate. The feasibility of this approach was demonstrated by constructing modules consisting of two IGBTs, two diodes, and simple gate driver and control circuit. The FC-IPEM was successfully tested at power levels up to 10 kW. The electrical test result shows that this three-dimensional area bond packaging structure has much lower parasitics than a commercial wire-bond module. Issues relating to materials and process design and selection for the construction of the packaged power module are presented along with some electrical and reliability test results and discussions.

[1]  S. Sasaki,et al.  VLSI Chip Interconnection Technology Using Stacked Solder Bumps , 1987 .

[2]  G. Hill,et al.  Flip-chip encapsulation on ceramic substrates , 1993, Proceedings of IEEE 43rd Electronic Components and Technology Conference (ECTC '93).

[3]  R. Subrahmanyan,et al.  A damage integral approach to thermal fatigue of solder joints , 1989, Proceedings., 39th Electronic Components Conference.

[4]  J.D. Van Wyk,et al.  Power electronics technology at the dawn of the new millenium-status and future , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[5]  Ray-Lee Lin,et al.  An innovative technique for packaging power electronic building blocks using metal posts interconnected parallel plate structures , 1999 .

[6]  R. Fillion,et al.  High frequency, low cost, power packaging using thin film power overlay technology , 1995, Proceedings of 1995 IEEE Applied Power Electronics Conference and Exposition - APEC'95.

[7]  Shinji Baba,et al.  Molded chip scale package for high pin count , 1996 .

[8]  Lewis S. Goldmann,et al.  Geometric optimization of controlled collapse interconnections , 1969 .

[9]  E. J. Rymaszewski,et al.  Microelectronics Packaging Handbook , 1988 .

[10]  Leonard S. Goodman.  Geometric optimization of controlled collapse interconnections , 1969 .