Microprocessors continue on the relentless path to provide more performance. Every new innovation in computing-distributed computing on the Internet, data mining, Java programming, and multimedia data streams-requires more cycles and computing power. Even traditional applications such as databases and numerically intensive codes present increasing problem sizes that drive demand for higher performance. Design innovations, compiler technology, manufacturing process improvements, and integrated circuit advances have been driving exponential performance increases in microprocessors. To continue this growth in the future, Hewlett Packard and Intel architects examined barriers in contemporary designs and found that instruction-level parallelism (ILP) can be exploited for further performance increases. This article examines the motivation, operation, and benefits of the major features of IA-64. Intel's IA-64 manual provides a complete specification of the IA-64 architecture.
[1]
Robert P. Colwell,et al.
A VLIW architecture for a trace scheduling compiler
,
1987,
ASPLOS.
[2]
John Worley,et al.
AES Finalists on PA-RISC and IA-64: Implementations & Performance
,
2000,
AES Candidate Conference.
[3]
Weihaw Chuang,et al.
The Intel IA-64 Compiler Code Generator
,
2000,
IEEE Micro.
[4]
Scott A. Mahlke,et al.
Sentinel scheduling for VLIW and superscalar processors
,
1992,
ASPLOS V.
[5]
Scott A. Mahlke,et al.
Dynamic memory disambiguation using the memory conflict buffer
,
1994,
ASPLOS VI.
[6]
Scott A. Mahlke,et al.
A comparison of full and partial predicated execution support for ILP processors
,
1995,
Proceedings 22nd Annual International Symposium on Computer Architecture.
[7]
B. Ramakrishna Rau,et al.
The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offs
,
1989,
Computer.