Modeling computational limitations in H-Phy and Overlay-NoC architectures