A 40 Gs/s Time Interleaved ADC Using SiGe BiCMOS Technology

The search for high speed, high bandwidth A/D converters is ongoing, and techniques to push the envelope are constantly being developed. In this paper an open loop, scalable, time-interleaved ADC architecture is presented, as well as a 60 GHz Colpitts oscillator. With the use of double-sampling, the timing skew requirements between channels is greatly relaxed, allowing sampling rates of up to 40 Gs/s at 4-bits of accuracy. This circuit is implemented using the IBM 8HP SiGe technology, with fT of 210 GHz. The performance of the 8HP ADC is validated by measurement. In addition, simulations with an experimental 8XP transistor model provided by IBM with a 350 GHz fT suggest that 30% more circuit speed is possible by just swapping the transistors.

[1]  Jingbo Wang,et al.  A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture , 2006, IEEE Journal of Solid-State Circuits.

[2]  Young-Chan Jang.  An 8-GS/s 4-Bit 340 mW CMOS time interleaved flash analog to digital converter , 2004 .

[3]  Franco Maloberti,et al.  Design issues on high-speed high-resolution track-and-holds in BiCMOS technology , 2000 .

[4]  R. Krithivasan,et al.  A 5-bit, 18 GS/sec SiGe HBT track-and-hold amplifier , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[5]  A. Montijo,et al.  A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[6]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  P. Byrne,et al.  A 4-GHz 8-b ADC system , 1991 .

[8]  R. Stevens,et al.  A 3b 40GS/s ADC-DAC in 0.12/spl mu/m SiGe , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[9]  Eiichi Sano,et al.  A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2-/spl mu/m GaAs MESFET , 1995 .

[10]  Yuan Lu,et al.  An 8-bit, 12 GSample/sec SiGe track-and-hold amplifier , 2005, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, 2005..

[11]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[12]  Ali Hajimiri,et al.  A noise-shifting differential Colpitts VCO , 2002, IEEE J. Solid State Circuits.

[13]  P. Vorenkamp,et al.  Fully bipolar, 120-Msample/s 10-b track-and-hold circuit , 1992 .

[14]  B.W. Tietjen.  Direct RF sampling employing time-skewed analog to digital converters and complex finite impulse response filters , 2006, 2006 IEEE Conference on Radar.

[15]  E. Sano,et al.  A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19 Gb/s decision circuit using 0.2 /spl mu/m GaAs MESFET , 1994, Proceedings of 1994 IEEE GaAs IC Symposium.

[16]  Asad A. Abidi,et al.  Spectral spurs due to quantization in Nyquist ADCs , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.