Impact of 3D copper TSV integration on 32SOI FEOL and BEOL reliability

We integrated a copper TSV (Through Silicon Via) cell in a qualified 32SOI CMOS logic technology with high-K/metal gate and DT (Deep Trench) capacitors. Extensive wafer level characterization and reliability stressing were performed to evaluate the impact of the TSVs and 3D (3-Dimensional) integration processing on device and back end of line reliability performance. This included bias temperature instability stress, hot carrier injection, thermal cycling, wiring electromigration testing, and time-dependent dielectric breakdown studies. The integration of the TSV and process shows an equivalent reliability performance with respect to the 2D baseline for FEOL (Front End of Line) and BEOL (Back End of Line) structures within the assigned 3D design rules. In particular it is demonstrated that this TSV design allows BEOL structures at zero proximity to the KOZ (Keep Out Zone). Further, device and functional data indicate that there is no change in end of life reliability targets from TSV processing and/or proximity.

[1]  L. Arnaud,et al.  Electromigration behavior of 3D-IC TSV interconnects , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[2]  Larry Chen,et al.  Reliability characterization of Chip-on-Wafer-on-Substrate (CoWoS) 3D IC integration technology , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[3]  J. Jeddeloh,et al.  Hybrid memory cube new DRAM architecture increases density and performance , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[4]  P. Soussan,et al.  Comprehensive analysis of the impact of single and arrays of through silicon vias induced stress on high-k / metal gate CMOS performance , 2010, 2010 International Electron Devices Meeting.

[5]  E. Beyne,et al.  Impact of through silicon vias on front-end-of-line performance after thermal cycling and thermal storage , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[6]  Stéphane Moreau,et al.  Reliability of TSV interconnects: Electromigration, thermal cycling, and impact on above metal level dielectric , 2013, Microelectron. Reliab..

[7]  Dimitris P. Ioannou,et al.  Mechanical stress effects on p-channel MOSFET performance and NBTI reliability , 2014, 2014 IEEE International Reliability Physics Symposium.

[8]  Siegfried Selberherr,et al.  Electromigration failure in a copper dual-damascene structure with a through silicon via , 2012, Microelectron. Reliab..

[9]  W. Landers,et al.  3D copper TSV integration, testing and reliability , 2011, 2011 International Electron Devices Meeting.

[10]  M. Belyansky,et al.  High performance 32nm SOI CMOS with high-k/metal gate and 0.149µm2 SRAM and ultra low-k back end with eleven levels of copper , 2006, 2009 Symposium on VLSI Technology.

[11]  E. Beyne,et al.  Effect of TSV presence on FEOL yield and reliability , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[12]  Jiwoo Pak,et al.  Modeling of electromigration in through-silicon-via based 3D IC , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[13]  T. D. Sullivan,et al.  Copper through silicon via (TSV) for 3D integration , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).