Digital encoding module used in a 6-bit 1.33-GS/s folding and interpolating ADC

This paper presents a digital encoding way to optimize the property of a 6-bit 1.33-GS/s folding and interpolating ADC. Instead of the conventional digital encoding way, i.e. zero-crossing point searching, an adder-coding scheme is used to transfer the cyclic thermometer code into binary code, which eliminates the missing code and elevates the ENOB of the FI ADC from 3.80 bits to 5.02 bits at the Nyquist sampling.

[1]  Song-Hee Paik,et al.  A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet Applications , 2013, IEEE Journal of Solid-State Circuits.

[2]  Dean Liu,et al.  A 10.3GS/s 6b flash ADC for 10G Ethernet applications , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Fan Ye,et al.  A 600-msample/s, 25-mW, 6-bit folding and interpolating ADC in 0.13µm CMOS , 2009, 2009 IEEE 8th International Conference on ASIC.

[4]  Shruti Oza,et al.  Low power folding and interpolating ADC using 0.35-µm technology , 2011, 2011 Nirma University International Conference on Engineering.

[5]  Daoyuan Zhang,et al.  Digital encoding calibrated unit used in 8 bit 1 GS/s folding and interpolating ADC , 2016 .