Constraint-Based Random Stimuli Generation for Hardware Verification

We report on random stimuli generation for hardware verification at IBM as a major applica-tion of various artificial intelligence technologies, including knowledge representation, expert systems, and constraint satisfaction. For more than a decade we have developed several related tools, with huge payoffs. Research and development around this application are still thriving, as we continue to cope with the ever-increasing complexity of modern hardware systems and demanding business environments.

[1]  Alan Borning,et al.  Constraint hierarchies , 1992 .

[2]  Aharon Aharon,et al.  Test Program Generation for Functional Verification of PowePC Processors in IBM , 1995, 32nd Design Automation Conference.

[3]  Yehuda Naveh.  Stochastic solver for constraint satisfaction problems with learning of high-level characteristics of the problem topography , 2004 .

[4]  Yehuda Naveh,et al.  X-Gen: a random test-case generator for systems and SoCs , 2002, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002..

[5]  Yossi Lichtenstein,et al.  Industrial experience with test generation languages gar processor verification , 2004, Proceedings. 41st Design Automation Conference, 2004..

[6]  Sigal Asaf,et al.  FPgen - a test generation framework for datapath floating-point verification , 2003, Eighth IEEE International High-Level Design Validation and Test Workshop.

[7]  Michael Veksler,et al.  Assumption-Based Pruning in Conditional CSP , 2005, CP.

[8]  John M. Ludden,et al.  Functional verification of the POWER5 microprocessor and POWER5 multiprocessor systems , 2005, IBM J. Res. Dev..

[9]  Avi Ziv,et al.  Using a constraint satisfaction formulation and solution techniques for random test program generation , 2002, IBM Syst. J..

[10]  Alan K. Mackworth.  Consistency in Networks of Relations , 1977, Artif. Intell..

[11]  Avi Ziv,et al.  Coverage directed test generation for functional verification using Bayesian networks , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[12]  Pascal Van Hentenryck.  The OPL optimization programming language , 1999 .

[13]  Brian Falkenhainer,et al.  Dynamic Constraint Satisfaction Problems , 1990, AAAI.

[14]  Allon Adir,et al.  Piparazzi: a test program generator for micro-architecture flow verification , 2003, Eighth IEEE International High-Level Design Validation and Test Workshop.

[15]  Eugene C. Freuder.  A Sufficient Condition for Backtrack-Free Search , 1982, JACM.

[16]  Janick Bergeron,et al.  Writing Testbenches: Functional Verification of HDL Models , 2000 .

[17]  Rina Dechter,et al.  Generating random solutions for constraint satisfaction problems , 2002, AAAI/IAAI.

[18]  Allon Adir,et al.  DeepTrans - a model-based approach to functional verification of address translation mechanisms , 2003, Proceedings. 4th International Workshop on Microprocessor Test and Verification - Common Challenges and Solutions.

[19]  Allon Adir,et al.  Adaptive test program generation: planning for the unplanned , 2002, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002..

[20]  Aharon Aharon,et al.  Model Based Test Generation for Processor Verification , 1994, IAAI.

[21]  I. Wegener.  Branching Programs and Binary Deci-sion Diagrams-Theory and Applications , 1987 .

[22]  Avi Ziv,et al.  Scheduling-based test-case generation for verification of multimedia SoCs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[23]  Allon Adir,et al.  Genesys-Pro: innovations in test program generation for functional processor verification , 2004, IEEE Design & Test of Computers.