50 Years of computer architecture: From the mainframe CPU to the domain-specific tpu and the open RISC-V instruction set
暂无分享,去创建一个
[1] Andrew Waterman,et al. The RISC-V Reader: An Open Architecture Atlas , 2017 .
[2] Samuel Williams,et al. Roofline: an insightful visual performance model for multicore architectures , 2009, CACM.
[3] David A. Patterson,et al. In-datacenter performance analysis of a tensor processing unit , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).
[4] Douglas W. Clark,et al. Performance from architecture: comparing a RISC and a CISC with similar hardware organization , 1991, ASPLOS IV.
[5] Douglas W. Clark,et al. A Characterization of Processor Performance in the vax-11/780 , 1984, ISCA '84.
[6] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[7] David A. Patterson,et al. Reduced Instruction Set Computers Then and Now , 2017, Computer.
[8] Andrew Baumann. Hardware is the new Software , 2017, HotOS.
[9] Andrew Waterman,et al. The RISC-V Instruction Set Manual. Volume 1: User-Level ISA, Version 2.0 , 2014 .
[10] David A. Patterson,et al. The case for the reduced instruction set computer , 1980, CARN.
[11] Maurice V. Wilkes,et al. The design of the control unit of an electronic digital computer , 1958 .