Emulating the GLink chip-set with FPGA serial transceivers in the ATLAS Level-1 Muon trigger

Many High Energy Physics experiments based their serial links on the Agilent HDMP-1032/34A serializer/deserializer chip-set (or GLink). This success was mainly due to the fact that this pair of chips was able to transfer data at ∼ 1 Gb/s with a deterministic latency, fixed after each power up or reset of the link. Despite this unique timing feature, Agilent discontinued the production and no compatible commercial off-the-shelf chip-sets are available. The ATLAS Level-1 Muon trigger includes some serial links based on GLink in order to transfer data from the detector to the counting room. The transmission side of the links will not be upgraded, however a replacement for the receivers in the counting room in case of failures is needed. In this paper, we present a solution to replace GLink transmitters and receivers. Our design is based on the gigabit serial IO (GTP) embedded in a Xilinx Virtex 5 Field Programmable Gate Array (FPGA). We present the architecture and we discuss parameters of the implementation such as latency and resource occupation. We compare the GLink chip-set and the GTP-based emulator in terms of latency, eye diagram and power dissipation.

[1]  V. Izzo,et al.  The Read-out Driver for the RPC of the ATLAS Muon Spectrometer , 2007 .

[2]  E. Petrolo,et al.  Performances of the Coincidence Matrix ASIC of the ATLAS Barrel Level-1 Muon Trigger , 2005 .

[3]  V. Izzo,et al.  Do's and don'ts with the Agilent's G-Link chipset , 2005, 14th IEEE-NPSS Real Time Conference, 2005..

[4]  K. Mahboubi,et al.  The ATLAS level-1 calorimeter trigger architecture , 2004, IEEE Transactions on Nuclear Science.

[5]  Andrea Salamon,et al.  The ATLAS barrel level-1 Muon Trigger Sector-Logic/RX off-detector trigger and acquisition board , 2007 .

[6]  J. Linnemann.  The D0 Level 2 Trigger , 2001 .

[7]  Federico Faccio,et al.  G-link and gigabit Ethernet compliant serializer for LHC data transmission , 2000, 2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149).

[8]  B. G. Taylor,et al.  TTC distribution for LHC detectors , 1997 .

[9]  Raffaele Giordano,et al.  Characterizing jitter performance of multi gigabit FPGA-embedded serial transceivers , 2009, 2009 16th IEEE-NPSS Real Time Conference.

[10]  V. Izzo,et al.  High-Speed, Fixed-Latency Serial Links With FPGAs for Synchronous Transfers , 2009, IEEE Transactions on Nuclear Science.

[11]  P. Musico,et al.  The Data Acquisition and Transport Design for NEMO Phase 1 , 2008, IEEE Transactions on Nuclear Science.

[12]  E. Meschi,et al.  Silicon vertex tracker: a fast precise tracking trigger for CDF , 2000 .

[13]  Rg Jacobsen,et al.  The Babar Trigger, Readout and Event Gathering System , 1996 .

[14]  V. Izzo,et al.  Beyond 320 Mbyte/s With 2eSST and Bus Invert Coding on VME64x , 2008, IEEE Transactions on Nuclear Science.

[15]  V. Izzo,et al.  High-speed, fixed-latency serial links with FPGAs , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.