MOTO-X: A Multiple-Output Transistor-Level Synthesis CAD Tool

Transistor count minimization is an important goal as very-large-scale integration technology approaches its technical and physical limits. In this paper, we present a computer-aided design synthesis tool that tries to minimize the number of transistors required to implement a given multiple-output logic function. The proposed transistor-level synthesis approach goes beyond the traditional series-parallel design style and allows for extensive bridging. It starts from a sum-of-products expression for each output, allowing also for don't care terms, and produces a transistor network with a small number of transistors to implement all outputs jointly under a user-specified bound on the number of transistors in series to avoid long charge/discharge paths. Experimental results on previously examined multioutput functions and case studies (full adder, Gray/binary counter, and seven-segment display) demonstrate the benefit of the approach.

[1]  Leomar S. da Rosa,et al.  Efficient transistor-level design of CMOS gates , 2013, GLSVLSI '13.

[2]  L.A.M. Bennett Synthesis of multioutput logic networks using spectral techniques , 1995 .

[3]  Donatella Sciuto,et al.  A new switching-level approach to multiple-output functions synthesis , 1995, Proceedings of the 8th International Conference on VLSI Design.

[4]  Daniel L. Ostapko,et al.  MINI: A Heuristic Approach for Logic Minimization , 1974, IBM J. Res. Dev..

[5]  Min-You Wu,et al.  Invited paper A unified theory for MOS circuit design—switching network logic , 1985 .

[6]  Sergio Bampi,et al.  Challenges and Emerging Technologies for System Integration beyond the End of the Roadmap of Nano-CMOS , 2009, VLSI-SoC.

[7]  Themistoklis Haniotakis,et al.  A Methodology for Transistor-Efficient Supergate Design , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Sachin S. Sapatnekar,et al.  Fast disjoint transistor networks from BDDs , 2006, SBCCI '06.

[9]  Thomas C. Bartee,et al.  Computer Design of Multiple-Output Logical Networks , 1961, IRE Trans. Electron. Comput..

[10]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Michel Dagenais,et al.  McBOOLE: A New Procedure for Exact Logic Minimization , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[14]  Leomar S. da Rosa,et al.  Switch level optimization of digital CMOS gate networks , 2009, 2009 10th International Symposium on Quality Electronic Design.

[15]  Mostafa Abd-El-Barr,et al.  On the optimization of MOS circuits , 1993 .

[16]  Sabrina Hirsch,et al.  Logic Minimization Algorithms For Vlsi Synthesis , 2016 .

[17]  Nripendra N. Biswas,et al.  BANGALORE: an algorithm for the optimal minimization of programmable logic arrays , 1986 .

[18]  Olivier Coudert,et al.  Two-level logic minimization: an overview , 1994, Integr..

[19]  Robert K. Brayton,et al.  Improvements to Technology Mapping for LUT-Based FPGAs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Shin Min Kang,et al.  CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .

[21]  Giovanni De Micheli,et al.  Technology mapping using Boolean matching and don't care sets , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[22]  Nripendra N. Biswas,et al.  An algorithm for multiple output minimization , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Robert K. Brayton,et al.  DAG-aware AIG rewriting: a fresh look at combinational logic synthesis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[24]  Shun-Wen Cheng Over complementary MOS logic for don't care conditions , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.

[25]  Donatella Sciuto,et al.  Innovative Structures for CMOS Combinational Gates Synthesis , 1994, IEEE Trans. Computers.

[26]  Donatella Sciuto,et al.  Synthesis of multiple outputs CMOS gates , 1991, [1991] Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design.

[27]  Robert K. Brayton,et al.  Multilevel logic synthesis , 1990, Proc. IEEE.

[28]  Prathima Agrawal,et al.  Multiple Output Minimization , 1985, 22nd ACM/IEEE Design Automation Conference.

[29]  Vamsi Boppana,et al.  Transistor-level optimization of digital designs with flex cells , 2005, Computer.