Hardware-efficient low-power 2-bit ternary ALU design in CNTFET technology

ABSTRACT This paper proposes a hardware-efficient low-power 2-bit ternary arithmetic logic unit (TALU) design in carbon nano tube field effect transistor technology. The proposed TALU architecture combines adder-subtractor and Ex-OR cell in one cell, thereby reducing the number of transistors by 71% in comparison with other TALU architecture. Further, the proposed TALU is optimised at transistor level with a new pass-transistor logic-based encoder circuit. Hspice simulation results show that the proposed design attains great advantages in power and power-delay product for addition and multiplication operations than reported designs. For instant, at power supply of 0.9 V, the proposed TALU consumes on average 91% and 95% less energy compared to their existing counterparts, for addition and multiplication operations, respectively.

[1]  F. Camino,et al.  The fabrication of carbon nanotube field-effect transistors with semiconductors as the source and drain contact materials , 2009, Nanotechnology.

[2]  Andreas Antoniou,et al.  Low power dissipation MOS ternary logic family , 1984 .

[3]  Lorraine Rispal.  Large Scale Fabrication of Field-Effect Devices based on In Situ Grown Carbon Nanotubes , 2010 .

[4]  Anu Gupta,et al.  Design of CNTFET-based 2-bit ternary ALU for nanoelectronics , 2014 .

[5]  S. C. Kleene,et al.  Introduction to Metamathematics , 1952 .

[6]  Chetan Vudadha,et al.  CNFET based ternary magnitude comparator , 2012, 2012 International Symposium on Communications and Information Technologies (ISCIT).

[7]  H.-S. Philip Wong,et al.  Carbon nanotube computer , 2013, Nature.

[8]  N. Goldsman,et al.  Electron Transport and Velocity Oscillations in a Carbon Nanotube , 2007, IEEE Transactions on Nanotechnology.

[9]  Mark S. Lundstrom,et al.  Theory of ballistic nanotransistors , 2003 .

[10]  K. Roy,et al.  Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.

[11]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[12]  K. Sridharan,et al.  Efficient Multiternary Digit Adder Design in CNTFET Technology , 2013, IEEE Transactions on Nanotechnology.

[13]  Yong-Bin Kim,et al.  High speed and low power transceiver design with CNFET and CNT bundle interconnect , 2010, 23rd IEEE International SOC Conference.

[14]  V. T. Ingole,et al.  Design And Implementation Of 2 Bit Ternary ALU Slice , 2005 .

[15]  Yong-Bin Kim,et al.  Performance evaluation of CNFET-based logic gates , 2009, 2009 IEEE Instrumentation and Measurement Technology Conference.

[16]  Chongwu Zhou,et al.  Metal contact engineering and registration-free fabrication of complementary metal-oxide semiconductor integrated circuits using aligned carbon nanotubes. , 2011, ACS nano.

[17]  F. G. Heath,et al.  Semiconductor circuits for ternary logic , 1962 .

[18]  Yong-Bin Kim,et al.  A novel design methodology to optimize the speed and power of the CNTFET circuits , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[19]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[20]  Yutaka Ohno,et al.  Chirality assignment of individual single-walled carbon nanotubes in carbon nanotube field-effect transistors by micro-photocurrent spectroscopy , 2004 .

[21]  Anu Gupta,et al.  A Novel Design of Ternary Full Adder Using CNTFETs , 2014, Arabian Journal for Science and Engineering.

[22]  Li Wei,et al.  (n,m) Selectivity of single-walled carbon nanotubes by different carbon precursors on Co-Mo catalysts. , 2007, Journal of the American Chemical Society.

[23]  Chung-Yu Wu,et al.  Design and application of pipelined dynamic CMOS ternary logic and simple ternary differential logic , 1993 .

[24]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[25]  Jörg Appenzeller,et al.  Carbon Nanotubes for High-Performance Electronics—Progress and Prospect , 2008, Proceedings of the IEEE.

[26]  Zhe Zhang,et al.  Low power SRAM cell design for FinFET and CNTFET technologies , 2010, International Conference on Green Computing.

[27]  Fabrizio Lombardi,et al.  Device Model for Ballistic CNFETs Using the First Conducting Band , 2008, IEEE Design & Test of Computers.

[28]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[29]  Keivan Navi,et al.  Design of energy-efficient and robust ternary circuits for nanotechnology , 2011, IET Circuits Devices Syst..

[30]  A. K. Abu El-Seoud,et al.  On modelling and characterization of single electron transistor , 2007 .

[31]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.