A 120mm2 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology

NAND flash memory use in digital still cameras and cellular phones is driving demand for larger-capacity storage. Moreover, NAND flash has the potential to replace HDDs. To achieve larger capacity while maintaining low cost per bit, technical improvements in feature size and area reduction are essential. To meet the stringent requirements, we develop a 16 Gb 4-level NAND flash memory in 43 nm CMOS technology. In 43 nm generation, gate-induced drain leakage (GIDL) influences the electrical field on both sides of NAND strings. GIDL causes severe program disturb problems to NAND flash memories. To avoid GIDL, two dummy wordlines (WL) on both sides of NAND strings are added. This is effective because the dummy gate voltages, are selected independent of the program inhibit voltage.

[1]  T.D. Pham,et al.  A 146 mm/sup 2/ 8 Gb NAND flash memory with 70 nm CMOS technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[2]  Kamei Teruhiko,et al.  A 146mm2 8Gb NAND Flash Memory with 70nm CMOS Technology , 2005 .

[3]  T. Kamei,et al.  A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  Jo Finders,et al.  An integrated lithography concept with application on 45-nm ½ pitch flash memory devices , 2006, SPIE Advanced Lithography.

[5]  Jae-Duk Lee,et al.  A New Programming Disturbance Phenomenon in NAND Flash Memory By Source/Drain Hot-Electrons Generated By GIDL Current , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.