The Next Generation Challenge for Software Defined Radio

Wireless communication for mobile terminals has been a high performance computing challenge. It requires almost super computer performance while consuming very little power. This requirement is being made even more challenging with the move to Fourth Generation (4G) wireless communication. It is projected that by 2010, 4G will be available with data rates from 100Mbps to 1Gbps. These data rates are orders of magnitude greater than current 3G technology and, consequently, will require orders of magnitude more computation power. Leading forerunners for this technology are protocols like 802.16e (mobile WiMAX) and 3GPP LTE. This paper presents an analysis of the major algorithms that comprise these 4G technologies and describes their computational characteristics. We identify the major bottlenecks that need to be overcome in order to meet the requirements of this new technology. In particular, we show that technology scaling alone of current Software Defined Radio architectures will not be able to meet these requirements. Finally, we will discuss techniques that may make it possible to meet the power/performance requirements without giving up programmability.

[1]  Zhan Guo,et al.  A VLSI Architecture of the Square Root Algorithm for V-BLAST Detection , 2006, J. VLSI Signal Process..

[2]  Vivek De,et al.  Sub-90nm technologies: challenges and opportunities for CAD , 2002, ICCAD 2002.

[3]  Hyunseok Lee,et al.  SODA: A Low-power Architecture For Software Radio , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[4]  Bruce Jacob,et al.  Energy/Power Breakdown of Pipelined Nanometer Caches (90nm/65nm/45nm/32nm) , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[5]  Hyunseok Lee,et al.  Software Defined Radio - A High Performance Embedded Challenge , 2005, HiPEAC.

[6]  Stamatis Vassiliadis,et al.  A Low-Power Multithreaded Processor for Software Defined Radio , 2006, J. VLSI Signal Process..

[7]  Chaitali Chakrabarti,et al.  Architecture-Aware LDPC Code Design for Software Defined Radio , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[8]  Siavash M. Alamouti,et al.  A simple transmit diversity technique for wireless communications , 1998, IEEE J. Sel. Areas Commun..

[9]  Scott A. Mahlke,et al.  Design and Implementation of Turbo Decoders for Software Defined Radio , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[10]  Gerhard Fettweis,et al.  Energy efficiency vs. programmability trade-off: architectures and design principles , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[11]  S. Datta,et al.  Silicon nano-transistors and breaking the 10 nm physical gate length barrier , 2003, 61st Device Research Conference. Conference Digest (Cat. No.03TH8663).

[12]  Naresh R. Shanbhag,et al.  A low-power VLSI architecture for turbo decoding , 2003, ISLPED '03.

[13]  J. W. McPherson,et al.  Reliability challenges for 45nm and beyond , 2006, 2006 43rd ACM/IEEE Design Automation Conference.