Boundary scan with cellular-based built-in self-test

Boundary scan merging with built-in self-test is discussed. The proposed implementation of boundary scan represents a snapshot of the Joint Test Advisory Group Recommendation 1.0, while the built-in self-test implements the features of cellular automata. Test patterns generated from two distinct sources are examined, one with registers using cellular automata and the other, based on the conventional LFSR (linear-feedback shift register) configuration. Distinctive effects of these patterns on fault coverage of specific designs are analyzed and illustrated.<<ETX>>

[1]  Peter Dirk Hortensius.  Parallel computation of non-deterministic algorithms in vlsi , 1987 .

[2]  Paul H. Bardell,et al.  Self-Testing of Multichip Logic Modules , 1982, International Test Conference.

[3]  Franc Brglez,et al.  Accelerated Transition Fault Simulation , 1987, 24th ACM/IEEE Design Automation Conference.

[4]  Edward J. McCluskey,et al.  Hybrid designs generating maximum-length sequences , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Donald Komonytsky,et al.  LSI Self-Test Using Level Sensitive Scan Design and Signature Analysis , 1982, ITC.

[6]  Johnny J. LeBlanc,et al.  LOCST: A Built-In Self-Test Technique , 1984, IEEE Design & Test of Computers.

[7]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .