Order Independent Transparency for Image Composition Parallel Rendering Machines

In this paper, a hybrid architecture composed of both the object-order and the image-order rendering engines is proposed to achieve the order independent transparency on the image composition architecture. The proposed architecture utilizes the features of the object-order which may provide high performance and the image-order which can obtain the depth order of all primitives from a viewpoint for a given pixel. We will discuss a scalable architecture for image order rendering engines to improve the processing capability of the transparent primitives, a load distribution technique for hardware efficiency, and a preliminary timing analysis.

[1]  Henry Fuchs,et al.  A sorting classification of parallel rendering , 1994, IEEE Computer Graphics and Applications.

[2]  Min Li,et al.  A 150 MHz graphics rendering processor with 256 Mb embedded DRAM , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[3]  V. Leitáo,et al.  Computer Graphics: Principles and Practice , 1995 .

[4]  Anselmo Lastra,et al.  PixelFlow: the realization , 1997, HWWS '97.

[5]  Neil Hunt,et al.  The triangle processor and normal vector shader: a VLSI system for high performance graphics , 1988, SIGGRAPH.

[6]  Michael Kelley,et al.  Hardware accelerated rendering of CSG and transparency , 1994, SIGGRAPH.

[7]  大野 義夫,et al.  Computer Graphics : Principles and Practice, 2nd edition, J.D. Foley, A.van Dam, S.K. Feiner, J.F. Hughes, Addison-Wesley, 1990 , 1991 .

[8]  Loren C. Carpenter,et al.  The A -buffer, an antialiased hidden surface method , 1984, SIGGRAPH.

[9]  Craig M. Wittenbrink.  R-buffer: a pointerless A-buffer hardware architecture , 2001, HWWS '01.

[10]  Michael Deering,et al.  The SAGE graphics architecture , 2002, SIGGRAPH.

[11]  Lee-Sup Kim,et al.  Single-pass full-screen hardware accelerated antialiasing , 2000, Workshop on Graphics Hardware.

[12]  James C. Miller,et al.  Computer graphics principles and practice, second edition , 1992, Comput. Graph..

[13]  Michael Kelley,et al.  Hardware accelerated rendering of antialiasing using a modified a-buffer algorithm , 1997, SIGGRAPH.

[14]  Jay Torborg,et al.  Talisman: commodity realtime 3D graphics for the PC , 1996, SIGGRAPH.

[15]  Timo Aila,et al.  Delay streams for graphics hardware , 2003, ACM Trans. Graph..

[16]  Michael Kelley,et al.  A scalable hardware render accelerator using a modified scanline algorithm , 1992, SIGGRAPH.

[17]  Jianhua Ma,et al.  The Truga001: A Scalable Rendering Processor , 1998, IEEE Computer Graphics and Applications.

[18]  John G. Eyles,et al.  PixelFlow: high-speed rendering using image composition , 1992, SIGGRAPH.

[19]  Abraham Mammen,et al.  Transparency and antialiasing algorithms implemented with the virtual pixel maps technique , 1989, IEEE Computer Graphics and Applications.

[20]  Masaaki Oka,et al.  Designing and programming the emotion engine , 1999, IEEE Micro.

[21]  Tosiyasu L. Kunii,et al.  VC-1: a scalable graphics computer with virtual local frame buffers , 1996, SIGGRAPH.

[22]  M. Carter.  Computer graphics: Principles and practice , 1997 .