Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies

Memristors are novel devices, useful as memory at all hierarchies. These devices can also behave as logic circuits. In this paper, the IMPLY logic gate, a memristor-based logic circuit, is described. In this memristive logic family, each memristor is used as an input, output, computational logic element, and latch in different stages of the computing process. The logical state is determined by the resistance of the memristor. This logic family can be integrated within a memristor-based crossbar, commonly used for memory. In this paper, a methodology for designing this logic family is proposed. The design methodology is based on a general design flow, suitable for all deterministic memristive logic families, and includes some additional design constraints to support the IMPLY logic family. An IMPLY 8-bit full adder based on this design methodology is presented as a case study.

[1]  Charles A. David,et al.  High-Speed Fixed Memories Using Large-Scale Integrated Resistor Matrices , 1968, IEEE Transactions on Computers.

[2]  W. T. Lynch,et al.  Worst-Case Analysis of a Resistor Memory Matrix , 1969, IEEE Transactions on Computers.

[3]  L. Chua.  Memristor-The missing circuit element , 1971 .

[4]  L.O. Chua,et al.  Memristive devices and systems , 1976, Proceedings of the IEEE.

[5]  Ieee Circuits,et al.  IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  G. Snider,et al.  Computing with hysteretic resistor crossbars , 2005 .

[7]  D. Strukov,et al.  CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices , 2005 .

[8]  T.G. Noll,et al.  Fundamental analysis of resistive nano-crossbars for the use in hybrid Nano/CMOS-memory , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[9]  H. Ohno,et al.  Single-shot time-resolved measurements of nanosecond-scale spin-transfer induced switching: stochastic versus deterministic aspects. , 2008, Physical review letters.

[10]  J. Yang,et al.  Memristive switching mechanism for metal/oxide/metal nanodevices. , 2008, Nature nanotechnology.

[11]  Wei Wu,et al.  A hybrid nanomemristor/transistor logic circuit capable of self-programming , 2009, Proceedings of the National Academy of Sciences.

[12]  D. Stewart,et al.  The missing memristor found , 2009, Nature.

[13]  J. Yang,et al.  Switching dynamics in titanium dioxide memristive devices , 2009 .

[14]  Mika Laiho,et al.  Stateful implication logic with memristors , 2009, 2009 IEEE/ACM International Symposium on Nanoscale Architectures.

[15]  Dalibor Biolek,et al.  SPICE Model of Memristor with Nonlinear Dopant Drift , 2009 .

[16]  Hai Helen Li,et al.  Spintronic Memristor Through Spin-Torque-Induced Magnetization Motion , 2009, IEEE Electron Device Letters.

[17]  Rainer Waser,et al.  Complementary resistive switches for passive nanocrossbar memories. , 2010, Nature materials.

[18]  J. Yang,et al.  High switching endurance in TaOx memristive devices , 2010 .

[19]  E. Lehtonen,et al.  CNN using memristors for neighborhood connections , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).

[20]  Yusuf Leblebici,et al.  Memristive devices fabricated with silicon nanowire schottky barrier transistors , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[21]  J. Poikonen,et al.  Erratum for Two memristors suffice to compute all Boolean functions , 2010 .

[22]  Robinson E. Pino,et al.  Compact method for modeling and simulation of memristor devices: Ion conductor chalcogenide-based memristor devices , 2010, 2010 IEEE/ACM International Symposium on Nanoscale Architectures.

[23]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[24]  R. Waser,et al.  On the stochastic nature of resistive switching in Cu doped Ge0.3Se0.7 based memory devices , 2011 .

[25]  D. Biolek,et al.  Pinched hysteretic loops of ideal memristors, memcapacitors and meminductors must be 'self-crossing' , 2011 .

[26]  R. Williams,et al.  Sub-nanosecond switching of a tantalum oxide memristor , 2011, Nanotechnology.

[27]  Martin Klimo,et al.  Memristors can implement fuzzy logic , 2011, ArXiv.

[28]  Matthew D. Pickett,et al.  SPICE modeling of memristors , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[29]  G. Subramanyam,et al.  A Memristor Device Model , 2011, IEEE Electron Device Letters.

[30]  Siddharth Gaba,et al.  Synaptic behaviors and modeling of a metal oxide memristive device , 2011 .

[31]  Leon O. Chua.  Resistance switching memories are memristors , 2011 .

[32]  Sung-Mo Kang,et al.  Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[33]  Uri C. Weiser,et al.  Memristor-based IMPLY logic design procedure , 2011, 2011 IEEE 29th International Conference on Computer Design (ICCD).

[34]  C. Toumazou,et al.  A Versatile Memristor Model With Nonlinear Dopant Kinetics , 2011, IEEE Transactions on Electron Devices.

[35]  Said F. Al-Sarawi,et al.  An Analytical Approach for Memristive Nanoarchitectures , 2011, IEEE Transactions on Nanotechnology.

[36]  Sung-Mo Kang,et al.  Analysis of Passive Memristive Devices Array: Data-Dependent Statistical Model and Self-Adaptable Sense Resistance for RRAMs , 2012, Proceedings of the IEEE.

[37]  Massimiliano Di Ventra,et al.  Neuromorphic, Digital, and Quantum Computation With Memory Circuit Elements , 2010, Proceedings of the IEEE.

[38]  Uri C. Weiser,et al.  TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[39]  Khaled N. Salama,et al.  Memristor-based memory: The sneak paths problem and solutions , 2013, Microelectron. J..

[40]  Eitan Yaakobi,et al.  Sneak-path constraints in memristor crossbar arrays , 2013, 2013 IEEE International Symposium on Information Theory.