Material-Device-Circuit Co-optimization of 2D Material based FETs for Ultra-Scaled Technology Nodes

[1]  M. Luisier,et al.  First-principles simulations of 2-D semiconductor devices: Mobility, I-V characteristics, and contact resistance , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[2]  Tibor Grasser,et al.  Long-Term Stability and Reliability of Black Phosphorus Field-Effect Transistors. , 2016, ACS nano.

[3]  Wim Dehaene,et al.  Effect of material parameters on two-dimensional materials based TFETs: An energy-delay perspective , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[4]  Zongfu Yu,et al.  Producing air-stable monolayers of phosphorene and their defect engineering , 2016, Nature Communications.

[5]  Mathieu Luisier,et al.  Phonon-limited performance of single-layer, single-gate black phosphorus n- and p-type field-effect transistors , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[6]  Wei Liu,et al.  2D Semiconductor FETs—Projections and Design for Sub-10 nm VLSI , 2015, IEEE Transactions on Electron Devices.

[7]  Gerhard Klimeck,et al.  Optimum High-k Oxide for the Best Performance of Ultra-Scaled Double-Gate MOSFETs , 2015, IEEE Transactions on Nanotechnology.

[8]  Mark Y. Liu,et al.  A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size , 2014, 2014 IEEE International Electron Devices Meeting.

[9]  Likai Li,et al.  Black phosphorus field-effect transistors. , 2014, Nature nanotechnology.

[10]  G. Curello,et al.  A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications , 2012, 2012 International Electron Devices Meeting.

[11]  Thomas Ernst,et al.  3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[12]  J. Alamo.  Nanometre-scale electronics with III–V compound semiconductors , 2011, Nature.

[13]  Jing Guo,et al.  Performance Limits of Monolayer Transition Metal Dichalcogenide Transistors , 2011, IEEE Transactions on Electron Devices.