An efficient router for 2-D field programmable gate array

In this paper, we analyze the traditional 2-step global/detailed routing scheme. We propose a bin-packing heuristic based greedy 2-D router that can effectively and stably produce good results in both minimizing routing length and number of tracks needed to complete routing. On the tested MCNC benchmarks, our router resulted 17% less total tracks compared to the best known results of 2-step routers. Our one-step router is linear in both CPU time and run-time memory which suggests its particular suitability for very large circuits.<<ETX>>

[1]  Jeffrey D. Ullman,et al.  Worst-Case Performance Bounds for Simple One-Dimensional Packing Algorithms , 1974, SIAM J. Comput..

[2]  Majid Sarrafzadeh,et al.  NET-REGULAR PLACEMENT FOR HIGH PERFORMANCE CIRCUITS , 1993 .

[3]  Jonathan Rose,et al.  Improving FPGA routing architectures using architecture and CAD interactions , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[4]  Jonathan Rose LocusRoute: a parallel global router for standard cells , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[5]  Jonathan Rose,et al.  A detailed router for field-programmable gate arrays , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  William S. Carter,et al.  Third-generation architecture boosts speed and density of field-programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[7]  E. Kuh,et al.  One-dimensional logic gate assignment and interval graphs , 1979, COMPSAC.

[8]  Stephen D. Brown,et al.  The effect of switch box flexibility on routability of field programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[9]  Malgorzata Marek-Sadowska,et al.  Graph based analysis of FPGA routing , 1993, EURO-DAC.

[10]  Jonathan Rose,et al.  Optimization of field-programmable gate array logic block architecture for speed , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.