Hardware simulation for exponential blind equal throughput algorithm using system generator

Scheduling mechanism is the process of allocating radio resources to User Equipment (UE) that transmits different flows at the same time. It is performed by the scheduling algorithm implemented in the Long Term Evolution base station, Evolved Node B. Normally, most of the proposed algorithms are not focusing on handling the real-time and non-real-time traffics simultaneously. Thus, UE with bad channel quality may starve due to no resources allocated for quite a long time. To solve the problems, Exponential Blind Equal Throughput (EXP-BET) algorithm is proposed. User with the highest priority metrics is allocated the resources firstly which is calculated using the EXP-BET metric equation. This study investigates the implementation of the EXP-BET scheduling algorithm on the FPGA platform. The metric equation of the EXP-BET is modelled and simulated using System Generator. This design has utilized only 10% of available resources on FPGA. Fixed numbers are used for all the input to the scheduler. The system verification is performed by simulating the hardware co-simulation for the metric value of the EXP-BET metric algorithm. The output from the hardware co-simulation showed that the metric values of EXP-BET produce similar results to the Simulink environment.  Thus, the algorithm is ready for prototyping and Virtex-6 FPGA is chosen as the platform.

[1]  Roohie Naaz Mir,et al.  Performance analysis of various scheduling algorithms using FPGA platforms , 2015, 2015 International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI-SATA).

[2]  Ashwin Sampath,et al.  Downlink Scheduling for Multiclass Traffic in LTE , 2009, EURASIP J. Wirel. Commun. Netw..

[3]  Ridha Bouallegue,et al.  Comparative Study of Downlink Packet Scheduling for LTE Networks , 2015, Wirel. Pers. Commun..

[4]  Hwang-Cheng Wang,et al.  Hybrid maximum-rate and proportional-fairness resource allocation in the downlink of LTE networks , 2014, 2014 IEEE International Conference on Consumer Electronics - Taiwan.

[5]  Borhanuddin Mohd Ali,et al.  CQI-MCS Mapping for Green LTE Downlink Transmission , 2013 .

[6]  Kumbesan Sandrasegaran,et al.  Comparative Analysis of Downlink Packet Scheduling Algorithms in 3GPP LTE Networks , 2015 .

[7]  Nasim Ferdosian,et al.  Throughput-aware Resource Allocation for QoS Classes in LTE Networks☆ , 2015 .

[8]  V V Jagannadham,et al.  Power Analysis of Low Power Virtex 6 FPGA based Communication FloSwitch Design , 2013 .

[9]  Hang Nguyen,et al.  A new Channel-and QoS-Aware Scheduling Scheme for Real-time Services in LTE Network , 2016 .

[10]  Salman AlQahtani,et al.  Performance Modeling and Evaluation of Novel Scheduling Algorithm for LTE Networks , 2013, 2013 IEEE 12th International Symposium on Network Computing and Applications.

[11]  Norsuzila Ya'acob,et al.  PERFORMANCE ANALYSIS OF EXP-BET ALGORITHM FOR TRIPLE PLAY SERVICES IN LTE SYSTEM , 2016 .

[12]  Karen Parnell,et al.  Comparing and Contrasting FPGA and Microprocessor System Design and Development , 2004 .

[13]  Giuseppe Piro,et al.  Downlink Packet Scheduling in LTE Cellular Networks: Key Design Issues and a Survey , 2013, IEEE Communications Surveys & Tutorials.