A CMOS Highly Linear Hybrid Current/Voltage Controlled Oscillator for Wideband Polar Modulation

A highly linear oscillator is presented for wideband polar modulation. It has both a varactor voltage tuning input for frequency locking and temperature compensation of phase locked loop (PLL) as well as an inductive current tuning input for linear phase modulation of PLL. Implemented in 65 nm CMOS technology, it achieved a frequency tuning gain variation of less than ±2% over more than 32 MHz frequency range meeting the WCDMA polar modulation requirement. At 3.8 GHz and 3 MHz offset, its phase noise is -136.5 dBc/Hz with current consumption of 18 mA from 2.1 V supply.

[1]  Robert B. Staszewski,et al.  A Technique to Reduce Phase/Frequency Modulation Bandwidth in a Polar RF Transmitter , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Sanjay Raman,et al.  Large-signal analysis of MOS varactors in CMOS -G/sub m/ LC VCOs , 2003 .

[3]  Ali Hajimiri,et al.  A noise-shifting differential Colpitts VCO , 2002, IEEE J. Solid State Circuits.

[4]  Hooman Darabi,et al.  A Low-Power GSM/EDGE/WCDMA Polar Transmitter in 65-nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[5]  A. Abidi,et al.  Physical processes of phase noise in differential LC oscillators , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[6]  M. Declercq,et al.  Design and optimization of a linear wide-band VCO for multimode applications , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[7]  J. Oehm,et al.  Linear controlled temperature independent varactor circuitry , 2002, Proceedings of the 28th European Solid-State Circuits Conference.

[8]  Shih-An Yu,et al.  A 0.65-V 2.5-GHz Fractional-N Synthesizer With Two-Point 2-Mb/s GFSK Data Modulation , 2009, IEEE Journal of Solid-State Circuits.

[9]  Hooman Darabi,et al.  Analysis and Design of Small-Signal Polar Transmitters for Cellular Applications , 2011, IEEE Journal of Solid-State Circuits.

[10]  B. Neurauter,et al.  GSM 900/DCS 1800 fractional-N modulator with two-point-modulation , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[11]  E. Hegazi,et al.  23.4 A Filtering Technique to Lower Oscillator Phase Noise , 2008 .

[12]  David Murphy,et al.  Phase Noise in LC Oscillators: A Phasor-Based Analysis of a General Result and of Loaded $Q$ , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  John R. Long,et al.  A 23-to-29GHz Differentially Tuned Varactorless VCO in 0.13μm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  Pietro Andreani,et al.  A 9-band WCDMA/EDGE transceiver supporting HSPA evolution , 2011, 2011 IEEE International Solid-State Circuits Conference.

[15]  Sankaran Aniruddhan,et al.  A 65nm CMOS SoC with embedded HSDPA/EDGE transceiver, digital baseband and multimedia processor , 2011, 2011 IEEE International Solid-State Circuits Conference.

[16]  Sangwook Nam,et al.  Self-Calibrated Two-Point Delta–Sigma Modulation Technique for RF Transmitters , 2010, IEEE Transactions on Microwave Theory and Techniques.

[17]  Robert G. Meyer,et al.  Noise in current-commutating CMOS mixers , 1999, IEEE J. Solid State Circuits.

[18]  Sanjay Raman,et al.  Large-Signal Analysis of MOS Varactors , 2003 .

[19]  Jaehyouk Choi,et al.  A 65nm CMOS current controlled oscillator with high tuning linearity for wideband polar modulation , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[20]  P. Litmanen,et al.  Analog Path for Triple Band WCDMA Polar Modulated Transmitter in 90nm CMOS , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.