Optimized queue based communication in VLSI using a weakly ordered binary heap
暂无分享,去创建一个
[1] A QoS network architecture to interconnect large-scale VLSI neural networks , 2009, 2009 International Joint Conference on Neural Networks.
[2] K. Pagiamtzis,et al. Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.
[3] M. V. Wilkes,et al. The Art of Computer Programming, Volume 3, Sorting and Searching , 1974 .
[4] Enzo Mumolo. VHDL Design of a Scalable VLSI Sorting Device Based on Pipelined Computation , 2004 .
[5] Aishy Amer,et al. An FPGA Architecture of Stable-Sorting on a Large Data Volume : Application to Video Signals , 2007, 2007 41st Annual Conference on Information Sciences and Systems.
[6] Michael J. Vilot,et al. Standard template library , 1996 .
[7] J. Schemmel,et al. Wafer-scale VLSI implementations of pulse coupled neural networks , 2007 .
[8] Thompson. The VLSI Complexity of Sorting , 1983, IEEE Transactions on Computers.
[9] Xin Yang,et al. A Scalable Packet Sorting Circuit for High-Speed WFQ Packet Scheduling , 2006, SoCC.