A synthesis system for bus-based wavefront array architectures
暂无分享,去创建一个
Jürgen Becker | Reiner W. Hartenstein | Michael Herz | Rainer Kress | Ulrich Nageldinger | R. Hartenstein | R. Kress | J. Becker | U. Nageldinger | M. Herz
[1] A. G. Hirschbiel,et al. A Novel ASIC Design Approach based on a New Machine Paradigm , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.
[2] Jürgen Becker,et al. Two-level hardware/software partitioning using CoDe-X , 1996, Proceedings IEEE Symposium and Workshop on Engineering of Computer-Based Systems.
[3] Karin Schmidt. A program partitioning, restructuring, and mapping method for Xputers , 1995 .
[4] Daniel D. Gajski,et al. High ― Level Synthesis: Introduction to Chip and System Design , 1992 .
[5] Minh N. Do,et al. Youn-Long Steve Lin , 1992 .
[6] Reiner W. Hartenstein,et al. A dynamically reconfigurable wavefront array architecture for evaluation of expressions , 1994, Proceedings of IEEE International Conference on Application Specific Array Processors (ASSAP'94).
[7] Giovanni De Micheli,et al. Synthesis and Optimization of Digital Circuits , 1994 .
[8] S. Kung,et al. VLSI Array processors , 1985, IEEE ASSP Magazine.