Standby power reduction using dynamic voltage scaling and canary flip-flop structures
暂无分享,去创建一个
[1] Mark C. Johnson,et al. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.
[2] Shekhar Y. Borkar,et al. Design challenges of technology scaling , 1999, IEEE Micro.
[3] Anantha Chandrakasan,et al. Design and implementation of a scalable encryption processor with embedded variable DC/DC converter , 1999, DAC '99.
[4] R. M. Swanson,et al. Ion-implanted complementary MOS transistors in low-voltage circuits , 1972 .
[5] Eric A. Vittoz,et al. Low-power design: ways to approach the limits , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[6] Kaushik Roy,et al. Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.
[7] A. Chandrakasan,et al. MTCMOS sequential circuits , 2001, Proceedings of the 27th European Solid-State Circuits Conference.
[8] Tadahiro Kuroda,et al. Variable supply-voltage scheme with 95%-efficiency DC-DC converter for MPEG-4 codec , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[9] Bing J. Sheu,et al. BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .
[10] Anantha Chandrakasan,et al. Design methodology for fine-grained leakage control in MTCMOS , 2003, ISLPED '03.
[11] A. Alvandpour,et al. High-performance and low-power challenges for sub-70 nm microprocessor circuits , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).
[12] Tadayoshi Enomoto,et al. A self–controllable–voltage–level (SVL) circuit for low– power, high–speed CMOS circuits , 2002 .
[13] Benton H. Calhoun,et al. Standby voltage scaling for reduced power , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..