A Built-In Self-Repair Scheme for 3-D RAMs With Interdie Redundancy

3-D integration using through silicon via is an emerging technology for integrated circuit designs. Random access memory (RAM) is one good candidate for the application of 3-D integration technology. However, yield will be a key challenge for the volume production of 3-D RAMs. In this paper, we present yield-enhancement techniques for 3-D RAMs. An interdie redundancy scheme is proposed to improve the yield of 3-D RAMs. Three stacking flows with respect to different bonding technologies for 3-D RAMs with interdie redundancy are proposed as well. Finally, a built-in self-repair (BISR) scheme is proposed to perform the repair of 3-D RAMs with interdie redundancies. The BISR circuits in two stacked dies can work together to allocate interdie redundancies. Simulation results show that the proposed yield-enhancement techniques can effectively improve the yield of 3-D RAMs.

[1]  Dilip K. Bhavsar.  An algorithm for row-column self-repair of RAMs and its implementation in the Alpha 21264 , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  S. Takano,et al.  A 7 ns 1 Mb BiCMOS ECL SRAM with shift redundancy , 1991 .

[3]  Jin-Fu Li,et al.  Reliability-Enhancement and Self-Repair Schemes for SRAMs With Static and Dynamic Faults , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Steffen Paul,et al.  Memory built-in self-repair using redundant words , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[5]  Yuan Xie,et al.  Design space exploration for 3D architectures , 2006, JETC.

[6]  Hans-Joachim Wunderlich,et al.  An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy , 2007, 12th IEEE European Test Symposium (ETS'07).

[7]  Narayanan Vijaykrishnan,et al.  Design Space Exploration for 3-D Cache , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Hsien-Hsin S. Lee,et al.  Test Challenges for 3D Integrated Circuits , 2009, IEEE Design & Test of Computers.

[9]  Shyue-Kung Lu,et al.  On test and repair of 3D random access memory , 2012, 17th Asia and South Pacific Design Automation Conference.

[10]  Mitsumasa Koyanagi,et al.  High-Density Through Silicon Vias for 3-D LSIs , 2009, Proceedings of the IEEE.

[11]  Erik Jan Marinissen,et al.  On the cost-effectiveness of matching repositories of pre-tested wafers for wafer-to-wafer 3D chip stacking , 2010, 2010 15th IEEE European Test Symposium.

[12]  Yu-Jen Huang,et al.  DABISR: A Defect-Aware Built-In Self-Repair Scheme for Single/Multi-Port RAMs in SoCs , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Yervant Zorian,et al.  Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.

[14]  Yu-Jen Huang,et al.  3-D Content Addressable Memory Architectures , 2009, 2009 IEEE International Workshop on Memory Technology, Design, and Testing.

[15]  Sherief Reda,et al.  Maximizing the Functional Yield of Wafer-to-Wafer 3-D Integration , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Jin-Fu Li,et al.  A built-in self-repair scheme for semiconductor memories with 2-d redundancy , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[17]  Jin-Fu Li,et al.  A built-in self-repair design for RAMs with 2-D redundancy , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Jin-Fu Li,et al.  Built-in redundancy analysis for memory yield improvement , 2003, IEEE Trans. Reliab..

[19]  Y. Zorian.  Embedding infrastructure IP for SOC yield improvement , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[20]  Sherief Reda,et al.  Parametric yield management for 3D ICs: Models and strategies for improvement , 2008, JETC.

[21]  Aamir Zia,et al.  Mitigating Memory Wall Effects in High-Clock-Rate and Multicore CMOS 3-D Processor Memory Stacks , 2009, Proceedings of the IEEE.

[22]  Diederik Verkest,et al.  3-D Technology Assessment: Path-Finding the Technology/Design Sweet-Spot , 2009, Proceedings of the IEEE.

[23]  Ding-Ming Kwai,et al.  On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding , 2010, 2010 28th VLSI Test Symposium (VTS).

[24]  Yu-Jen Huang,et al.  Yield-enhancement techniques for 3D random access memories , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[25]  Eby G. Friedman,et al.  Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits , 2009, Proceedings of the IEEE.

[26]  Keiichi Higeta,et al.  Built-in self-test for GHz embedded SRAMs using flexible pattern generator and new repair algorithm , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[27]  W. Dehaene,et al.  Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.

[28]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[29]  Jian-Qiang Lu,et al.  3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.

[30]  John Day.  A Fault-Driven, Comprehensive Redundancy Algorithm , 1985, IEEE Design & Test of Computers.

[31]  Jin-Fu Li,et al.  ReBISR: A Reconfigurable Built-In Self-Repair Scheme for Random Access Memories in SOCs , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[32]  Mario H. Konijnenburg,et al.  A structured and scalable test access architecture for TSV-based 3D stacked ICs , 2010, 2010 28th VLSI Test Symposium (VTS).

[33]  Jin-Fu Li,et al.  Is 3D integration an opportunity or just a hype? , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[34]  Yervant Zorian,et al.  Built in self repair for embedded high density SRAM , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[35]  Jin-Fu Li,et al.  A Built-in Method to Repair SoC RAMs in Parallel , 2010, IEEE Design & Test of Computers.

[36]  Qiang Xu,et al.  Yield enhancement for 3D-stacked memory by redundancy sharing across dies , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[37]  Jin-Fu Li,et al.  ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[38]  W. Kent Fuchs,et al.  Efficient Spare Allocation for Reconfigurable Arrays , 1987 .

[39]  N. Kernevez,et al.  Three dimensional chip stacking using a wafer-to-wafer integration , 2007, 2007 IEEE International Interconnect Technology Conferencee.

[40]  W. Kent Fuchs,et al.  Efficient Spare Allocation in Reconfigurable Arrays , 1986, 23rd ACM/IEEE Design Automation Conference.