论文信息 - VLSI Implementation of Area Efficient 2-Parallel FIR Digital Filter

VLSI Implementation of Area Efficient 2-Parallel FIR Digital Filter

This paper aims to implement an area efficient 2-parallel FIR digital filter. Xilinx 14.2 is used for synthesis and simulation. Parallel filters are designed by using VHDL. Comparison among primary 2–parallel FIR digital filter and area efficient 2-parallel FIR digital filter has been done. Since adders are less weight in term of silicon area, compare to multipliers. Therefore multipliers are replaced with adders for reducing area and speed of the filter. 2-parallel FIR filter is used in digital signal processing (DSP) application.

Manoj Kumar | L KholeePhimu

[1] R. Tamilarasi. An Efficient Area and Low Power FIR Digital Filter Structure Implemented By Fast FIR Algorithm Utilizes the Symmetric Convolution , 2016 .

[2] Nitin Sachdeva,et al. Design and Analysis of Carry Look Ahead Adder Using CMOS Technique , 2014 .

[3] Keshab K. Parhi,et al. VLSI digital signal processing systems , 1999 .

[4] Ken Choi,et al. Area-Efficient Parallel FIR Digital Filter Structures for Symmetric Convolutions Based on Fast FIR Algorithm , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5] Thiruvannamalai Arni. Area Efficient Parallel Fir Digital Filter Structures Based On Fast Fir Algorithm , 2013 .

[6] B. P. Patil,et al. PERFORMANCE EVALUATION OF PROPOSED VEDIC MULTIPLIER IN MICROWIND , 2012 .

[7] N. Goyal,et al. Study of Combinational and Booth Multiplier , 2014 .