A Reconfigurable Parallel Processor with Microprogram Control

This system's microprogrammable features, implemented through a simple data routing scheme, require only about 18 percent of the total number of processing-element gates.

[1]  Michael J. Flynn.  SomeComputer Organizations andTheir Effectiveness , 1972 .

[2]  G. Jack Lipovski,et al.  Design and implementation of the banyan interconnection network in TRAC , 1980, AFIPS '80.

[3]  Mark S. Gerhardt,et al.  Programmable Radar Signal Processing Using the Rap , 1974, Sagamore Computer Conference.

[4]  G. Jack Lipovski.  On a Varistructured Array of Microprocessors , 1977, IEEE Transactions on Computers.

[5]  Kenneth E. Batcher,et al.  The flip network in staran , 1976 .

[6]  Kenneth E. Batcher.  STARAN parallel processor system hardware , 1974, AFIPS '74.

[7]  S. F. Reddaway,et al.  DAP - A Distributed Array Processor , 1973, ISCA.

[8]  Richard M. Brown,et al.  The ILLIAC IV Computer , 1968, IEEE Transactions on Computers.

[9]  Svetlana P. Kartashev,et al.  A Multicomputer System with Dynamic Architecture , 1979, IEEE Transactions on Computers.

[10]  Kenneth J. Thurber,et al.  Associative and Parallel Processors , 1975, CSUR.

[11]  David J. Kuck,et al.  A Survey of Parallel Machine Organization and Programming , 1977, CSUR.

[12]  Richard P. Brent,et al.  The Parallel Evaluation of General Arithmetic Expressions , 1974, JACM.

[13]  Howard Jay Siegel,et al.  A Model of SIMD Machines and a Comparison of Various Interconnection Networks , 1979, IEEE Transactions on Computers.

[14]  R. G. Arnold.  A hierarchical, restructurable multi-microprocessor architecture , 1976, ISCA.

[15]  M.J. Flynn.  B72-3 Computer Structures, Readings and Examples , 1972, IEEE Transactions on Computers.

[16]  Michael J. Flynn,et al.  Some Computer Organizations and Their Effectiveness , 1972, IEEE Transactions on Computers.