A Fast Auto-Frequency Calibration Technique for Wideband PLL with Wide Reference Frequency Range

This paper proposes a fast auto frequency calibration (AFC) technique for wideband PLL with wide reference frequency range. The AFC circuit block adopts a proposed clock controller and a current-mode logic (CML) divider-by-2 divider to accelerate the AFC process without the penalty of AFC resolution. It also adopts the adjustable AFC counting period technique to speed up the AFC process at low reference frequency and to reduce AFC time variation within wide frequency range of reference clock. A 0.1~5 GHz ΔΣ fractional-N PLL with this AFC technique is designed and implemented in 65-nm CMOS process. The measurement results show that in the reference frequency range from 15 to 50 MHz, the AFC time varies only from 1.25 to 1.86 μs with AFC resolution range from 3 to 5 MHz.

[1]  Hao Min,et al.  A 975-to-1960MHz fast-locking fractional-N synthesizer with adaptive bandwidth control and 4/4.5 prescaler for digital TV tuners , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Donghyun Baek,et al.  Fast Automatic Frequency Calibrator Using an Adaptive Frequency Search Algorithm , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Jaewook Shin,et al.  A Fast and High-Precision VCO Frequency Calibration Technique for Wideband $\Delta \Sigma $ Fractional-N Frequency Synthesizers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Wei Li,et al.  A Frequency Synthesizer With Optimally Coupled QVCO and Harmonic-Rejection SSBmixer for Multi-Standard Wireless Receiver , 2011, IEEE Journal of Solid-State Circuits.

[5]  Sheng Ye,et al.  A multiple-crystal interface PLL with VCO realignment to reduce phase noise , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  Jaewook Shin,et al.  A 1.9–3.8 GHz $\Delta \Sigma$ Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of Loop Bandwidth and VCO Frequency , 2012, IEEE Journal of Solid-State Circuits.

[7]  Jian Liu,et al.  A 0.1-to-5 GHz wideband ΔΣ fractional-N frequency synthesizer for software-defined radio application , 2016, 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[8]  Ning Li,et al.  A 0.4–6-GHz Frequency Synthesizer Using Dual-Mode VCO for Software-Defined Radio , 2013, IEEE Transactions on Microwave Theory and Techniques.