SRAM cell performance analysis beyond 10-nm FinFET technology

This paper describes the performance analysis of SRAM cell capability beyond 10-nm FinFET technology. Through the circuit simulation with a pseudo memory macro, optimized SRAM cell can demonstrate almost the same performance of traditional metal architecture though the read-out delay analysis. Comparing between HD (High-Density) and HC (High-Current) cell, HD cell shows better performance in the large array macro due to the less parasitic resistance and capacitance.

[1]  Sriram Balasubramanian,et al.  FinFET SRAM design challenges , 2014, 2014 IEEE International Conference on IC Design & Technology.

[2]  Mohab H. Anis,et al.  Litho-Friendly Decomposition Method for Self-Aligned Double Patterning , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  B. Lherron,et al.  A 10nm platform technology for low power and high performance application featuring FINFET devices with multi workfunction gate stack on bulk and SOI , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[4]  Dennis Sylvester,et al.  Design-patterning co-optimization of SRAM robustness for double patterning lithography , 2012, 17th Asia and South Pacific Design Automation Conference.

[5]  Lei Yuan,et al.  Lithography and design integration — New paradigm for the technology architecture development , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.