论文信息 - Ultra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology

Ultra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology

This paper proposes a novel ultra-low voltage and high speed Schmitt trigger circuit designed in silicon-on-insulator (SOI) technology. The proposed circuit is designed using dynamic threshold MOS (DTMOS) technique and multi-threshold voltage CMOS (MT-CMOS) technique to reduce power consumption and accomplish high speed operation. The experiment shows the proposed Schmitt trigger circuit consumes 4.68µW at 0.7V power supply voltage and the circuit demonstrates the maximum switching speed of 170psec.

Yong-Bin Kim | Kyung Ki Kim

[1] Jeffrey Bokor,et al. Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI , 1997 .

[2] Shin'ichiro Mutoh,et al. 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[3] R. Jacob Baker,et al. CMOS Circuit Design, Layout, and Simulation , 1997 .

[4] Chi Zhang,et al. Low voltage CMOS Schmitt trigger circuits , 2003 .

[5] Ching-Te Chuang,et al. Restoration of controllable hysteresis in partially depleted SOI CMOS Schmitt trigger circuits , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6] J. Colinge. Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[7] Sy-Yen Kuo,et al. Full-swing BiCMOS Schmitt trigger , 1997 .