A framework for power estimation and reduction in multi-core architectures using basic block approach
暂无分享,去创建一个
P. Venkata Krishna | M. Khalid | M. Rajasekhara Babu | M. Rajasekhara Babu | P. Venkata Krishna | M. Khalid
[1] Mihaela van der Schaar,et al. Optimality and Improvement of Dynamic Voltage Scaling Algorithms for Multimedia Applications , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] Douglas L. Jones,et al. GRACE: A Hierarchical Adaptation Framework for Saving Energy , 2004 .
[3] Jason Flinn,et al. Energy-aware adaptation for mobile applications , 1999, SOSP.
[4] Myungchul Kim,et al. Dynamic voltage scaling techniques for power efficient video decoding , 2005, J. Syst. Archit..
[5] Ulrich Kremer,et al. The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction , 2003, PLDI '03.
[6] Luca Benini,et al. System-level power optimization: techniques and tools , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[7] Manish Gupta,et al. Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors , 2000, IEEE Micro.
[8] Jingling Xue,et al. A trace-based binary compilation framework for energy-aware computing , 2004, LCTES '04.
[9] Alan Jay Smith,et al. PACE: a new approach to dynamic voltage scaling , 2004, IEEE Transactions on Computers.
[10] Israel Koren,et al. System-level power-aware design techniques in real-time systems , 2003, Proc. IEEE.
[11] Priti Shankar,et al. The Compiler Design Handbook: Optimizations and Machine Code Generation, Second Edition , 2007, The Compiler Design Handbook, 2nd ed..
[12] Paul J.M. Havinga,et al. A survey of energy saving techniques for mobile computers , 1997 .
[13] Michael Franz,et al. Power reduction techniques for microprocessor systems , 2005, CSUR.
[14] Alfred V. Aho,et al. 21st Century Compilers , 2004 .