Development of a novel deep silicon tapered via etch process for through-silicon interconnection in 3-D integrated systems

A novel dual etch process technology has been demonstrated which provides an opportunity to precisely and independently control the etch throughput and required via slope that is required to achieve conformal deposition of dielectric, copper diffusion barrier and copper seed metallization. It is further shown how a void-free copper via plating has been achieved for implementation into 3-D integrated systems

[1]  Robert C. Frye,et al.  Silicon-on-silicon MCMs with integrated passive components , 1992, Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92.

[2]  E. V. D. Drift,et al.  Balancing the etching and passivation in time-multiplexed deep dry etching of silicon , 2001 .

[3]  C. Wan,et al.  Frequency Effect of Pulse Plating on the Uniformity of Copper Deposition in Plated Through Holes , 2003 .

[4]  G. Craciun,et al.  Through-wafer copper electroplating for three-dimensional interconnects , 2002 .

[5]  J. Scholvin,et al.  A through-wafer interconnect in silicon for RFICs , 2004, IEEE Transactions on Electron Devices.

[6]  H. Ashraf,et al.  DRY SILICON ETCHING FOR MEMS , 1997 .

[7]  S. Das,et al.  Fabrication technologies for three-dimensional integrated circuits , 2002, Proceedings International Symposium on Quality Electronic Design.

[8]  Keith A. Jenkins,et al.  Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection , 2005, IBM J. Res. Dev..

[9]  N. Balasubramanian,et al.  High Aspect Ratio Through-Wafer Interconnect for Three Dimensional Integrated Circuits , 2005, Proceedings Electronic Components and Technology, 2005. ECTC '05..

[10]  S. Spiesshoefer,et al.  IC stacking technology using fine pitch, nanoscale through silicon vias , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[11]  Yangdong Deng,et al.  2.5-dimensional VLSI system integration , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.