A Capacitively Coupled, Pseudo Return-to-Zero Input, Latched-Bias Data Receiver
暂无分享,去创建一个
Waleed Khalil | Lucas Duncan | Brian Dupaix | Hossein Miri Lavasani | Jamin J. McCue | Brandon L. Mathieu
[1] Steve Howard,et al. AC-coupling strategy for high-speed transceivers of 10Gbps and beyond , 2007, 2007 IFIP International Conference on Very Large Scale Integration.
[2] Deog-Kyoon Jeong,et al. A Four-Channel 32-Gb/s Transceiver With Current-Recycling Output Driver and On-Chip AC Coupling in 65-nm CMOS Process , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] Manuel Jimenez,et al. Design of a CMOS 1.8V low voltage differential signaling receiver , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
[4] Paul D. Franzon,et al. Fully integrated AC coupled interconnect using buried bumps , 2005 .
[5] Shreyas Sen,et al. A 32 Gb/s Bidirectional 4-channel 4 pJ/b Capacitively Coupled Link in 14 nm CMOS for Proximity Communication , 2016, IEEE Journal of Solid-State Circuits.
[6] Ming-Dou Ker,et al. Design on LVDS receiver with new delay-selecting technique for UXGA flat panel display applications , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[7] M. Steyaert,et al. A 130 nm CMOS 6-bit Full Nyquist 3 GS/s DAC , 2007, IEEE Journal of Solid-State Circuits.
[8] Paul D. Franzon,et al. 3 gb/s AC coupled chip-to-chip communication using a low swing pulse receiver , 2006, IEEE Journal of Solid-State Circuits.
[9] Mounir Meghelli,et al. A 32 Gb/s Backplane Transceiver With On-Chip AC-Coupling and Low Latency CDR in 32 nm SOI CMOS Technology , 2013, IEEE Journal of Solid-State Circuits.
[10] Jussi Ryynänen,et al. Chip-to-chip communications using capacitive interconnects , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[11] Hyun Shin,et al. A 500 Mb/s, 20-channel CMOS laser diode array driver for a parallel optical bus , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.
[12] S. Hale,et al. A 5.2Gbps hypertransportTM integrated AC coupled receiver with DFR DC restore , 2007, 2007 IEEE Symposium on VLSI Circuits.
[13] Michiel Steyaert,et al. A 130 nm CMOS 6-bit full nyquist 3GS/s DAC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.
[14] Mounir Meghelli,et al. A 32-Gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32-nm SOI CMOS technology , 2013 .
[15] A.C. Carusone,et al. A 14-Gb/s 32 mW AC coupled receiver in 90-nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.
[17] Thomas Toifl,et al. A 16 Gb/s receiver with DC wander compensated rail-to-rail AC coupling and passive linear-equalizer in 22 nm CMOS , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).
[18] Anthony Chan Carusone,et al. A 0.3 pJ/bit 20 Gb/s/Wire Parallel Interface for Die-to-Die Communication , 2016, IEEE Journal of Solid-State Circuits.
[19] Waleed Khalil,et al. A Time-Interleaved Multimode $\Delta\Sigma$ RF-DAC for Direct Digital-to-RF Synthesis , 2016, IEEE Journal of Solid-State Circuits.
[20] Paul D. Franzon,et al. 4 Gbps high-density AC coupled interconnection , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).
[21] Yu-Jung Huang,et al. Design of AC-coupled circuit for high-speed interconnects , 2012, 2012 IEEE Global High Tech Congress on Electronics.
[22] Hwang-Cherng Chow,et al. Low power LVDS circuit for serial data communications , 2005, 2005 International Symposium on Intelligent Signal Processing and Communication Systems.
[23] Waleed Khalil,et al. A 10-bit DC-20-GHz Multiple-Return-to-Zero DAC With >48-dB SFDR , 2017, IEEE Journal of Solid-State Circuits.