Power Reduction for FPGA Implementations : Design Optimisation and High Level Modelling

A framework for power optimisation on FPGA based designs at various functional levels, and high level power estimation methodologies have been presented in this paper. Results obtained are very promising and the developed framework can be employed to power down the FPGA, estimate and model the power for other parameterisable IP cores

[1]  Abbes Amira,et al.  An area efficient low power inner product computation for discrete orthogonal transforms , 2005, IEEE International Conference on Image Processing 2005.

[2]  Massoud Pedram,et al.  Power Aware Design Methodologies , 2002 .

[3]  Abbes Amira,et al.  High speed/low power architectures for the finite radon transform , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[4]  Steven J. E. Wilton,et al.  A Flexible Power Model for FPGAs , 2002, FPL.

[5]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .