Tradeoff Between Hot Carrier and Negative Bias Temperature Degradations in High-Performance $\hbox{Si}_{1 - x}\hbox{Ge}_{x}$ pMOSFETs With High-$k$/Metal Gate Stacks

Analyzed herein is the effect of different germanium (Ge) concentrations on negative bias temperature instability (NBTI) and channel hot carrier (CHC) degradations in high-performance Si<sub>1</sub><sub>-</sub><sub>x</sub>Ge<sub>x</sub> pMOSFETs. It is shown that higher concentrations result in less NBTI degradation due to the increased barrier height between the SiGe and high-<i>k</i> dielectric interface, but it causes greater CHC degradation due to the decreased channel bandgap with higher Ge concentrations. Therefore, the tradeoff between NBTI and HC degradations for different Ge concentrations should be considered when developing high-performance Si<sub>1</sub><sub>-</sub><sub>x</sub>Ge<sub>x</sub> pMOSFETs.

[1]  L. Pantisano,et al.  Understanding and Optimization of Hot-Carrier Reliability in Germanium-on-Silicon pMOSFETs , 2009, IEEE Transactions on Electron Devices.

[2]  G. Bersuker,et al.  Validity of constant voltage stress based reliability assessment of high-/spl kappa/ devices , 2005, IEEE Transactions on Device and Materials Reliability.

[3]  G. Bersuker,et al.  Novel dielectric materials for future transistor generations , 2005, 2005 IEEE Workshop on Microelectronics and Electron Devices, 2005. WMED '05..

[4]  Bongkoo Kang,et al.  Effects of Segregated Ge on Electrical Properties of SiO2/SiGe Interface , 1997 .

[5]  R. Jammy,et al.  High Performance pMOSFETs Using Si/Si1-xGex/Si Quantum Wells with High-k/Metal Gate Stacks and Additive Uniaxial Strain for 22 nm Technology Node , 2007, 2007 IEEE International Electron Devices Meeting.

[6]  R. People,et al.  Band alignments of coherently strained GexSi1−x/Si heterostructures on 〈001〉 GeySi1−y substrates , 1986 .

[7]  G. Ghibaudo,et al.  Review on high-k dielectrics reliability issues , 2005, IEEE Transactions on Device and Materials Reliability.

[8]  R. Jammy,et al.  Demonstration of High-Performance PMOSFETs Using $ \hbox{Si}$–$\hbox{Si}_{x}\hbox{Ge}_{1 - x}$ –$\hbox{Si}$ Quantum Wells With High- $\kappa$/Metal-Gate Stacks , 2008, IEEE Electron Device Letters.

[9]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[10]  Gunhee Han,et al.  Erratum for ‘High-speed, low-power correlated double sampling counter for column-parallel CMOS imagers’ , 2008 .

[11]  S. Takagi,et al.  On the origin of increase in substrate current and impact ionization efficiency in strained-Si n- and p-MOSFETs , 2005, IEEE Transactions on Electron Devices.

[12]  Evgeni P. Gusev,et al.  Charge detrapping in HfO2 high-κ gate dielectric stacks , 2003 .

[13]  G. Bersuker,et al.  The effects of Ge composition and Si cap thickness on hot carrier reliability of Si/Si1-xGex/Si p-MOSFETs with high-K/metal gate , 2008, 2008 Symposium on VLSI Technology.

[14]  T. Tatsumi,et al.  High-Mobility Dual Metal Gate MOS Transistors with High-k Gate Dielectrics , 2004 .

[15]  Howard R. Huff,et al.  Dielectrics for future transistors , 2004 .

[16]  M. Lee,et al.  Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors , 2005 .

[17]  G. Pant,et al.  High performance gate first HfSiON dielectric satisfying 45nm node requirements , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[18]  Yoon-Ha Jeong,et al.  PBTI-Associated High-Temperature Hot Carrier Degradation of nMOSFETs With Metal-Gate/High- $k$ Dielectrics , 2008, IEEE Electron Device Letters.

[19]  M.A. Alam,et al.  Isolation of NBTI Stress Generated Interface Trap and Hole-Trapping Components in PNO p-MOSFETs , 2009, IEEE Transactions on Electron Devices.