Applications of asynchronous circuits

A comparison with synchronous circuits suggests four opportunities for the application of asynchronous circuits: high performance, low power; improved noise and electromagnetic compatibility (EMC) properties, and a natural match with heterogeneous system timing. In this overview paper each opportunity is reviewed in some detail, illustrated by examples, compared with synchronous alternatives, and accompanied by numerous pointers to the literature. Conditions for applying asynchronous circuit technology, such as the existence and availability of computer-aided design (CAD) tools, circuit libraries, and effective test approaches, are discussed briefly. Asynchronous circuits do offer advantages for many applications, and their design methods and tools are now starting to become mature.

[1]  J. Ebergen,et al.  Response-time properties of linear asynchronous pipelines , 1999 .

[2]  Kenneth Y. Yun,et al.  Unifying synchronous/asynchronous state machine synthesis , 1993, ICCAD.

[3]  Tam-Anh Chu.  On the models for designing VLSI asynchronous digital systems , 1986, Integr..

[4]  Steven M. Nowick,et al.  Automatic synthesis of burst-mode asynchronous controllers , 1993 .

[5]  Jim D. Garside.  A CMOS VLSI Implementation of an Asynchronous ALU , 1993, Asynchronous Design Methodologies.

[6]  Alexandre Yakovlev,et al.  Basic Gate Implementation of Speed-Independendent Circuits , 1994, 31st Design Automation Conference.

[7]  Peter A. Beerel,et al.  Automatic gate-level synthesis of speed-independent circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[8]  Alain J. Martin.  Programming in VLSI: from communicating processes to delay-insensitive circuits , 1991 .

[9]  Vivek Tiwari,et al.  Reducing power in high-performance microprocessors , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[10]  Jim D. Garside,et al.  The AMULET2e cache system , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[11]  Bill Lin,et al.  Symbolic hazard-free minimization and encoding of asynchronous finite state machines , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[12]  Eby G. Friedman,et al.  System Timing , 2000, The VLSI Handbook.

[13]  Kenneth Y. Yun,et al.  A high-performance asynchronous SCSI controller , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[14]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[15]  Ad M. G. Peeters,et al.  An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[16]  Michael Kishinevsky,et al.  Concurrent hardware : the theory and practice of self-timed design , 1993 .

[17]  Chris J. Myers,et al.  Interfacing synchronous and asynchronous modules within a high-speed pipeline , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[18]  Andrew Wolfe,et al.  A high-speed asynchronous decompression circuit for embedded processors , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[19]  L. S. Nielsen,et al.  Designing asynchronous circuits for low power: an IFIR filter bank for a digital hearing aid , 1999, Proc. IEEE.

[20]  Mark Horowitz,et al.  A zero-overhead self-timed 160-ns 54-b CMOS divider , 1991 .

[21]  Peter A. Beerel,et al.  Optimizing average-case delay in technology mapping of burst-mode circuits , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[22]  William John Bainbridge,et al.  Asynchronous macrocell interconnect using MARBLE , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[23]  David L. Dill,et al.  Synthesis of asynchronous state machines using a local clock , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[24]  Ad M. G. Peeters,et al.  Verification of speed-dependences in single-rail handshake circuits , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[25]  Kurt Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.

[26]  Ran Ginosar,et al.  Average-case optimized technology mapping of one-hot domino circuits , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[27]  Alan Marshall,et al.  Designing an asynchronous communications chip , 1994, IEEE Design & Test of Computers.

[28]  Teresa H. Y. Meng,et al.  Automatic synthesis of asynchronous circuits from high-level specifications , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[29]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[30]  Alain J. Martin.  Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[31]  Jianwei Liu,et al.  A low-power, low noise, configurable self-timed DSP , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[32]  Mark R. Greenstreet.  Implementing a STARI chip , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.

[33]  Gensoh Matsubara,et al.  A low power zero-overhead self-timed division and square root unit combining a single-rail static circuit with a dual-rail dynamic circuit , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[34]  Peter A. Beerel,et al.  The design and verification of a high-performance low-control-overhead asynchronous differential equation solver , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[35]  Frans Theeuwen,et al.  Power Reduction Through Clock Gating by Symbolic Manipulation , 1997 .

[36]  Kees van Berkel,et al.  Handshake Circuits: An Asynchronous Architecture for VLSI Programming , 1993 .

[37]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[38]  Hugo De Man,et al.  Assassin: a synthesis system for asynchronous control circuits , 1994 .

[39]  Makoto Iwata,et al.  DDMPs: self-timed super-pipelined data-driven multimedia processors , 1999 .

[40]  Peter A. Beerel,et al.  Speculative completion for the design of high-performance asynchronous dynamic adders , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[41]  Luciano Lavagno,et al.  Algorithms for Synthesis and Testing of Asynchronous Circuits , 1993 .

[42]  Marly Roncken,et al.  The VLSI-programming language Tangram and its translation into handshake circuits , 1991, Proceedings of the European Conference on Design Automation..

[43]  Paul I. Pénzes,et al.  The design of an asynchronous MIPS R3000 microprocessor , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.

[44]  Ken Stevens,et al.  The Post Office experience: designing a large asynchronous chip , 1993, Integr..

[45]  Steven M. Burns,et al.  The design of an asynchronous microprocessor , 1989, CARN.

[46]  Marly Roncken,et al.  Asynchronous circuits for low power: a DCC error corrector , 1994, IEEE Design & Test of Computers.

[47]  Luciano Lavagno,et al.  Logic decomposition of speed-independent circuits , 1999 .

[48]  Steven M. Nowick,et al.  Modeling and design of asynchronous circuits , 1999, Proc. IEEE.

[49]  Jianwei Liu,et al.  AMULET2e: an asynchronous embedded controller , 1999 .

[50]  Erik Brunvand,et al.  Translating concurrent programs into delay-insensitive circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[51]  Ivan E. Sutherland,et al.  The counterflow pipeline processor architecture , 1994, IEEE Design & Test of Computers.

[52]  Luca Benini,et al.  Symbolic synthesis of clock-gating logic for power optimization of control-oriented synchronous networks , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[53]  Joep L. W. Kessels,et al.  Designing asynchronous standby circuits for a low-power pager , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[54]  Giovanni De Micheli,et al.  Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs , 1993, 30th ACM/IEEE Design Automation Conference.

[55]  Hiroaki Terada.  Superpipelined Dynamic Data-Driven VLSI Processors , 1995 .

[56]  Ganesh Gopalakrishnan,et al.  A technique for synthesizing distributed burst-mode circuits , 1996, DAC '96.

[57]  Marly Roncken,et al.  A single-rail re-implementation of a DCC error detector using a generic standard-cell library , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[58]  Bruce Gilchrist,et al.  Fast Carry Logic for Digital Computers , 1955, IRE Trans. Electron. Comput..

[59]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[60]  Marly Roncken.  Defect-oriented testability for asynchronous ICs , 1999 .

[61]  Martin Rem,et al.  VLSI Programming of Asynchronous Circuits for Low Power , 1995 .

[62]  Kees van Berkel.  VLSI Programming of a Modulo-N Counter with Constant Response Time and Constant Power , 1993, Asynchronous Design Methodologies.

[63]  M. Bohr.  Interconnect scaling-the real limiter to high performance ULSI , 1995, Proceedings of International Electron Devices Meeting.

[64]  T. E. Williarns,et al.  A Zero-overhead Self-timed 160ns 54b CMOS Divider , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[65]  Steve Furber.  Computing without Clocks: Micropipelining the ARM Processor , 1995 .

[66]  Kenneth S. Stevens,et al.  Automatic Synthesis of Fast Compact Self-Timed Control Circuits , 1993 .

[67]  Lynn Conway,et al.  Introduction to VLSI systems , 1978 .

[68]  K. Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, 24th ACM/IEEE Design Automation Conference.

[69]  David L. Dill,et al.  Automatic synthesis of 3D asynchronous state machines , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[70]  Luciano Lavagno,et al.  Complete state encoding based on the theory of regions , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[71]  A. Semenov,et al.  Verification of asynchronous circuits using time Petri net unfolding , 1996, 33rd Design Automation Conference Proceedings, 1996.

[72]  Gaetano Borriello,et al.  Testing asynchronous circuits: A survey , 1995, Integr..

[73]  Joep L. W. Kessels,et al.  VLSI programming of a low-power asynchronous Reed-Solomon decoder for the DCC player , 1995, Proceedings Second Working Conference on Asynchronous Design Methodologies.

[74]  Supratik Chakraborty,et al.  Min-max timing analysis and an application to asynchronous circuits , 1999, Proc. IEEE.

[75]  David L. Dill,et al.  Trace theory for automatic hierarchical verification of speed-independent circuits , 1989, ACM distinguished dissertations.

[76]  Hiroaki Terada,et al.  A 40-MFLOPS 32-bit floating-point processor with elastic pipeline scheme , 1989 .

[77]  Ivan E. Sutherland,et al.  Two FIFO ring performance experiments , 1999, Proc. IEEE.

[78]  Frank Thomson Leighton,et al.  Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits , 1988 .

[79]  L. S. Nielsen,et al.  Low-power operation using self-timed circuits and adaptive scaling of the supply voltage , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[80]  Larry L. Biro,et al.  Power considerations in the design of the Alpha 21264 microprocessor , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[81]  Steven M. Nowick,et al.  An implicit method for hazard-free two-level logic minimization , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[82]  Ganesh Gopalakrishnan,et al.  Application-specific programmable control for high-performance asynchronous circuits , 1999 .

[83]  Mark E. Dean,et al.  The design of a high-performance cache controller: a case study in asynchronous synthesis , 1993, Integr..

[84]  Ivan E. Sutherland,et al.  Counter ow Pipeline Processor Architecture , 1994 .

[85]  Teresa H. Y. Meng,et al.  Synthesis of Timed Asynchronous CircuitsChris , 1993 .