In the last 2 years, the semiconductor industry has recognized the critical importance of verification for optical proximity correction (OPC) and reticle/resolution enhancement technology (RET). Consequently, RET verification usage has increased and improved dramatically. These changes are due to the arrival of new verification tools, new companies, new requirements and new awareness by product groups about the necessity of RET verification. Currently, as the 65nm device generation comes into full production and the 45nm generation starts full development, companies now have the tools and experience (i.e., long lists of previous errors to avoid) needed to perform a detailed analysis of what is required for 45nm and 65nm RET verification. In previous work [1] we performed a theoretical analysis of OPC & RET verification requirements for the 65nm and 45nm device generations and drew conclusions for the ideal verification strategy. In this paper, we extend the previous work to include actual observed verification issues and experimental results. We analyze the historical experimental issues with regard to cause, impact and optimum verification detection strategy. The results of this experimental analysis are compared to the theoretical results, with differences and agreement noted. Finally, we use theoretical and experimental results to propose an optimized RET verification strategy to meet the user requirements of 45nm development and the differing requirements of 65nm volume production.
[1]
Emile Sahouria,et al.
Fully automatic side lobe detection and correction technique for attenuated phase-shift masks
,
2001,
SPIE Advanced Lithography.
[2]
Jerome Belledent,et al.
Critical failure ORC: application to the 90-nm and 65-nm nodes
,
2004,
SPIE Advanced Lithography.
[3]
James Word,et al.
Enhanced model-based OPC for 65 nm and below
,
2004,
SPIE Photomask Technology.
[4]
Ingrid B. Peterson,et al.
Identifying process window marginalities of reticle designs for 0.15/0.13-μm technologies
,
2003,
Photomask Japan.
[5]
Christopher A. Spence.
Full-chip lithography simulation and design analysis: how OPC is changing IC design
,
2005,
SPIE Advanced Lithography.
[6]
Yuri Granik,et al.
Subresolution process windows and yield estimation technique based on detailed full-chip CD simulation
,
2000,
SPIE Advanced Lithography.