Analysis of Test Generation Complexity for Stuck-At and Path Delay Faults Based on tauk-Notation

In this paper, we discuss the relationship between the test generation complexity for path delay faults (PDFs) and that for stuck-at faults (SAFs) in combinational and sequential circuits using the recently introduced τk-notation. On the other hand, we also introduce a class of cyclic sequential circuits that are easily testable, namely two-column distributive state-shiftable finite state machine realizations (2CD-SSFSM). Then, we discuss the relevant conjectures and unsolved problems related to the test generation for sequential circuits with PDFs under different clock schemes and test generation models.

[1]  Chia Yee Ooi,et al.  Classification of Sequential Circuits Based on tauk Notation and Its Applications , 2005, IEICE Trans. Inf. Syst..

[2]  Chia Yee Ooi,et al.  Classification of Sequential Circuits Based on τ^k Notation and Its Applications(VLSI Systems) , 2005 .

[3]  Hideo Fujiwara,et al.  Acceleration of transition test generation for acyclic sequential circuits utilizing constrained combinational stuck-at test generation , 2005, European Test Symposium (ETS'05).

[4]  C. Y. Ooi,et al.  Test generation complexity for stuck-at and path delay faults based on tau[k] - notation , 2005 .

[5]  Chia Yee Ooi,et al.  Classification of sequential circuits based on /spl tau//sup k/ notation , 2004, 13th Asian Test Symposium.

[6]  Hideo Fujiwara,et al.  A method of test generation for path delay faults using stuck-at fault test generation algorithms , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[7]  Satoshi Ohtake,et al.  A method of test generation for path delay faults in balanced sequential circuits , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[8]  Hideo Fujiwara,et al.  A new definition and a new class of sequential circuits with combinational test generation complexity , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[9]  Vishwani D. Agrawal,et al.  A complete characterization of path delay faults through stuck-at faults , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[10]  Hideo Fujiwara,et al.  An optimal time expansion model based on combinational ATPG for RT level circuits , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[11]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[12]  Robert K. Brayton,et al.  Equivalence of robust delay-fault and single stuck-fault test generation , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[13]  Srinivas Devadas,et al.  Sequential Logic Testing and Verification , 1991 .

[14]  Melvin A. Breuer,et al.  The BALLAST Methodology for Structured Partial Scan Design , 1990, IEEE Trans. Computers.

[15]  Kozo Kinoshita,et al.  Easily Testable Sequential Machines with Extra Inputs , 1975, IEEE Transactions on Computers.