A heuristic approach for multiple restricted multiplication

This paper introduces a heuristic solution to the multiple restricted multiplication (MRM) optimization problem. MRM refers to a situation where a single variable is multiplied by several coefficients which, while not constant, are drawn from a relatively small set of values. The algorithm involves deriving directed acyclic graphs representing multiple constant multiplication obtained for each time step and then merging these graphs into a single MRM graph. For FPGA implementation, the proposed approach results in significant area savings, especially for large problem sizes, and is time-efficient compared to a previous optimum approach using integer linear programming.

[1]  Javier Hormigo,et al.  Polynomial evaluation on multimedia processors , 2002, Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors.

[2]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[3]  Jing-Yang Jou,et al.  An efficient algorithm for the multiple constant multiplication problem , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[4]  Roger F. Woods,et al.  Implementation of fixed DSP functions using the reduced coefficient multiplier , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[5]  Gabriel Valiente,et al.  Algorithms on Trees and Graphs , 2002, Springer Berlin Heidelberg.

[6]  A. Dempster,et al.  Constant integer multiplication using minimum adders , 1994 .

[7]  Peter Y. K. Cheung,et al.  Multiple Restricted Multiplication , 2004, FPL.

[8]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[9]  Miodrag Potkonjak,et al.  Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  B. Hochet,et al.  Implementation of a VLSI polynomial evaluator for real-time applications , 1991, Proceedings of the International Conference on Application Specific Array Processors.