SIMCURRENT-an efficient program for the estimation of the current flow of complex CMOS circuits

A novel method for an efficient estimation of the current waveforms of complex CMOS macro cells or modules at the gate level is presented. A prototype computer program-SIMCURRENT-based on this method runs about 5000 times faster than state of the art analog circuit simulators. The accuracy of the current estimation is in the range of about 5%-mean and rms current values-based on simulation results. The investigations are based on actual double layer Al CMOS processes used in industry. The SIMCURRENT program enables the proper layout of power rails which fulfil mean and peak current limits for electromigration. These limits are derived from reliability calculations for the given process. Simulation results for various circuits are presented.<<ETX>>

[1]  Yan-Chyuan Shiau,et al.  Time domain current waveform simulation of CMOS circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[2]  Mark Horowitz,et al.  Analyzing CMOS power supply networks using Ariel , 1988, DAC '88.

[3]  Ibrahim N. Hajj,et al.  CREST-a current estimator for CMOS circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[4]  Akhilesh Tyagi.  Hercules: A Power Analyzer for MOS VLSI Circuits , 1987 .

[5]  Ping Yang,et al.  Pattern-independent current estimation for reliability analysis of CMOS circuits , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[6]  Wojciech Maly,et al.  Current sensing for built-in testing of CMOS circuits , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[7]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[8]  H. Grabinski,et al.  Power distribution strategies based on current estimation and simulation of lossy transmission lines in conjunction with power isolation circuits , 1990, 1990 Proceedings. International Conference on Wafer Scale Integration.

[9]  Ping Yang,et al.  SPIDER -- A CAD System for Modeling VLSI Metallization Patterns , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  S. Chowdhury,et al.  Estimation of maximum currents in MOS IC logic circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..