Interconnect energy dissipation in high-speed ULSI circuits
暂无分享,去创建一个
[1] Payam Heydari,et al. Energy dissipation modeling of lossy transmission lines driven by CMOS inverters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[2] Jason Cong,et al. An interconnect energy model considering coupling effects , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Sujit Dey,et al. Modeling and minimization of interconnect energy dissipation in nanometer technologies , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[4] Shin Min Kang,et al. CMOS Digital Integrated Cir-cuits: Analysis and Design , 2002 .
[5] Massoud Pedram,et al. A comprehensive study of energy dissipation in lossy transmission lines driven by CMOS inverters , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).
[6] Kaustav Banerjee,et al. Interconnect limits on gigascale integration (GSI) in the 21st century , 2001, Proc. IEEE.
[7] Vivek De,et al. Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).
[8] Massoud Pedram,et al. Interconnect energy dissipation in high-speed ULSI circuits , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..
[9] Daniel C. Edelstein,et al. On-chip wiring design challenges for gigahertz operation , 2001, Proc. IEEE.