A 16MHz BW 75dB DR CT ΔΣ ADC compensated for more than one cycle excess loop delay

An 800MS/s CT ΔΣ ADC with 16MHz/32MHz bandwidths consumes 47.6mW from 1.8V and occupies 1mm2 in a 0.18µm CMOS process. The DR/SNR/SNDR for the two bandwidths are 75/67/65 dB and 64/57/57 dB respectively. Excess loop delay (ELD) of more than one cycle is compensated using a fast path outside the flash ADC. This and a low latency flash ADC and delay free DAC calibration result in the highest reported sampling rate in this process.

[1]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  José Silva-Martínez,et al.  A 25 MHz Bandwidth 5th-Order Continuous-Time Low-Pass Sigma-Delta Modulator With 67.7 dB SNDR Using Time-Domain Quantization and Feedback , 2010, IEEE Journal of Solid-State Circuits.

[3]  K. Reddy,et al.  A 20.7mW continuous-time ΔΣ modulator with 15MHz bandwidth and 70 dB dynamic range , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[4]  Jeffrey N. Harrison,et al.  Analytic limitations on sigma-delta modulator performance , 2000, ISCAS.

[5]  Ian Galton,et al.  A mostly digital variable-rate continuous-time ADC ΔΣ modulator , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Thomas Burger,et al.  A 0.13μm CMOS EDGE/UMTS/WLAN Tri-Mode ΔΣ ADC with -92dB THD , 2007, ISSCC.

[7]  B.A. Wooley,et al.  A 77-dB Dynamic Range, 7.5-MHz Hybrid Continuous-Time/Discrete-Time Cascaded $\Sigma \Delta$ Modulator , 2008, IEEE Journal of Solid-State Circuits.

[8]  Ian Galton,et al.  A Mostly-Digital Variable-Rate Continuous-Time , 2010 .

[9]  Franco Maloberti,et al.  Third-order ΣΔ modulator with 61-dB SNR and 6-MHz bandwidth consuming 6 mW , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[10]  Shanthi Pavan,et al.  Power Reduction in Continuous-Time Delta-Sigma Modulators Using the Assisted Opamp Technique , 2010, IEEE Journal of Solid-State Circuits.

[11]  Alan F. Murray,et al.  IEEE International Solid-State Circuits Conference , 2001 .

[12]  Edgar Sánchez-Sinencio,et al.  A 20MHz BW 68dB DR CT ΔΣ ADC based on a multi-bit time-domain quantizer and feedback element , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[13]  Nagendra Krishnapura,et al.  Compensating for Quantizer Delay in Excess of One Clock Cycle in Continuous-Time $\Delta\Sigma$ Modulators , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  J. Arias,et al.  A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers , 2006, IEEE Journal of Solid-State Circuits.

[15]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[16]  M.H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[17]  Bruce A. Wooley,et al.  A 77-dB Dynamic Range, 7.5-MHz Hybrid Continuous-Time/Discrete-Time Cascaded ΣΔ Modulator , 2008, VLSIC 2008.

[18]  Robert H. M. van Veldhoven,et al.  A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[19]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[20]  Akira Matsuzawa,et al.  A Fifth-Order Continuous-Time Delta-Sigma Modulator With Single-Opamp Resonator , 2010, IEEE Journal of Solid-State Circuits.

[21]  Krishnamurthy Soumyanath,et al.  A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT ΔΣ ADC for 802.11n/WiMAX Receivers , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  Philippe Bénabès,et al.  Bandpass Delta-Sigma modulators synthesis with high loop delay , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[23]  Bang-Sup Song,et al.  A 65nm CMOS CT ΔΣ Modulator with 81dB DR and 8MHz BW Auto-Tuned by Pulse Injection , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[24]  Michiel Steyaert,et al.  A Single-Bit 500 kHz-10 MHz Multimode Power-Performance Scalable 83-to-67 dB DR CTΔΣ for SDR in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[25]  Hajime Shibata,et al.  A 100mW 10MHz-BW CT ΔΣ Modulator with 87dB DR and 91dBc IMD , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[26]  Maurits Ortmanns,et al.  A Comparative Study on Excess-Loop-Delay Compensation Techniques for Continuous-Time Sigma–Delta Modulators , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Michael H. Perrott,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΣΔ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, VLSIC 2008.