论文信息 - Simulation and Optimization of 4H-SiC DMOSFET Power Transistors

Simulation and Optimization of 4H-SiC DMOSFET Power Transistors

Two-dimensional device simulations of 4H-SiC DMOSFET were performed in this study. Two types of P-Well doping profiles are compared. The retrograde profile can have higher breakdown voltage as compared to the box profiles. The P-well concentration is also examined and optimized. The DMOS device can have a better avalanche behavior once the P-Well concentration is higher than 2E18 cm-3. In addition, the interfacial oxide effect on the channel mobility has also been studied. The interfacial charge density should be controlled to lower than 2E11 cm-2 so as to have a higher mobility and lower on-state resistance.

[1] Sei-Hyung Ryu,et al. Recent progress in SiC DMOSFETs and JBS diodes at Cree , 2008, 2008 34th Annual Conference of IEEE Industrial Electronics.

[2] L. Feldman,et al. Effect of nitric oxide annealing on the interface trap densities near the band edges in the 4H polytype of silicon carbide , 2000 .

[3] K. Suzuki,et al. 1.8 mΩcm2, 10 A Power MOSFET in 4H-SiC , 2006, 2006 International Electron Devices Meeting.

[4] Makoto Kato,et al. 4.3 mΩcm2, 1100 V 4H-SiC Implantation and Epitaxial MOSFET , 2006 .