A self-bandwidth switching & area-efficient PLL using multiplexer-controlled frequency selector

In this paper, we propose a new multiplexer-based frequency selector for designing area-efficient phase locked loop (PLL) for frequency synthesis. Such reduction in the design area has been achieved by replacing conventional capacitor array in voltage controlled oscillator of this PLL by multiplexor based frequency selector. Subsequently, it has been coupled with the current-reuse voltage-controlled oscillator to reduce overall phase noise of PLL to a considerable extent. Additionally, the proposed PLL circuitry is capable of self-bandwidth switching and it is suitable for applications requiring multiple frequency bands and fast settling time. Circuit implementation of this PLL performed at 130 nm-CMOS technology-node resulted in the design area of 0.037 mm2, power consumption of 360µW at 0.9 GHz and a settling time of 22 µS. In comparison with the state-of-the-art implementations, our design occupies 98% smaller area and consumes 50% lesser power.

[1]  Behzad Razavi,et al.  25.7 A 2.4GHz 4mW inductorless RF synthesizer , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[2]  Hsuan-Der Yen,et al.  A 1.2V low-power CMOS voltage-controlled oscillator (VCO) using current-reused configuration with balanced resistors for IEEE 802.16e , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[3]  Iñigo Adin,et al.  Design Methodology for RF CMOS Phase Locked Loops , 2009 .

[4]  Sang-Gug Lee,et al.  Current reused LC VCOs , 2005, IEEE Microwave and Wireless Components Letters.

[5]  Andrew Richardson,et al.  Phase Locked Loop Test Methodologies , 2004 .

[6]  Amr Elshazly,et al.  A 0.4-to-3GHz digital PLL with supply-noise cancellation using deterministic background calibration , 2011, 2011 IEEE International Solid-State Circuits Conference.

[7]  D. Ruffieux,et al.  A 1.2 mW RDS receiver for portable applications , 2004, IEEE Journal of Solid-State Circuits.

[8]  Pei-Kang Tsai,et al.  Integration of Current-Reused VCO and Frequency Tripler for 24-GHz Low-Power Phase-Locked Loop Applications , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Robert B. Staszewski,et al.  14.5 A 1.22ps integrated-jitter 0.25-to-4GHz fractional-N ADPLL in 16nm FinFET CM0S , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[10]  Seung-Hoon Kim,et al.  Low phase noise and Fast locking PLL Frequency Synthesizer for a 915MHz ISM Band , 2007, 2007 International Symposium on Integrated Circuits.

[11]  Luo Zhihong,et al.  A novel digital PLL with good performance and very small area , 2011, 2011 International Symposium on Integrated Circuits.

[12]  Amr Elshazly,et al.  19.4 A 0.17-to-3.5mW 0.15-to-5GHz SoC PLL with 15dB built-in supply noise rejection and self-bandwidth control in 14nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[13]  Song Jia,et al.  An improved CMOS ring oscillator PLL applied in RapidIO communications , 2014, 2014 IEEE International Conference on Electron Devices and Solid-State Circuits.

[14]  Wilfred Gomes,et al.  5.9 Haswell: A family of IA 22nm processors , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[15]  Kuo-Hsing Cheng,et al.  A 0.5-V 0.4–2.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[17]  Farhad Goodarzy,et al.  An ultra low power and small size PLL for wearable and implantable medical sensors , 2012, 2012 IEEE Consumer Communications and Networking Conference (CCNC).

[18]  Shunli Ma,et al.  A 50MHz–812MHz, 700mW low-power PLL with a constant KVCO ring oscillator , 2014, 2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT).

[19]  Wei Hwang,et al.  A 1.9mW Portable ADPLL-based Frequency Synthesizer for High Speed Clock Generation , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[20]  Andrew Richardson,et al.  Chapter # PHASE LOCKED LOOP TEST METHODOLOGIES Current Characterisation and Production Test Practices , 2003 .

[21]  A. A. Pabon,et al.  2.45GHz low phase noise LC VCO design using Flip Chip on low cost CMOS technology , 2012, 2012 IEEE 3rd Latin American Symposium on Circuits and Systems (LASCAS).

[22]  Taeik Kim,et al.  15.2 A 0.012mm2 3.1mW bang-bang digital fractional-N PLL with a power-supply-noise cancellation technique and a walking-one-phase-selection fractional frequency divider , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).