Through-Silicon Via-Based Capacitor and Its Application in LDO Regulator Design

Using coaxial through-silicon technologies, a new 3-D capacitor integrated on a silicon interposer is proposed. The capacitance of coaxial through silicon via (CTSV) capacitors is extracted, analyzed, and compared. The results obtained from the analytical model and the finite-element method exhibit good agreement with various design parameters, and the error between the proposed model and measurement remains less than 7.41%. Due to high capacitance density up to 22.4 nF/mm2, the 3-D capacitor is adopted as a decoupling capacitor for the on-chip low-dropout (LDO) regulator design. The proposed LDO is developed in a 180-nm CMOS technology and shows unique advantages regarding the power supply rejection (PSR) performance, quiescent current, and area compared with that of the conventional LDOs with off-chip capacitors and capacitor-less (CL) LDOs.

[1]  Hsien-Hsin S. Lee,et al.  3D-MAPS: 3D Massively parallel processor with stacked memory , 2012, 2012 IEEE International Solid-State Circuits Conference.

[2]  Mohammad A. Al-Shyoukh,et al.  A Transient-Enhanced Low-Quiescent Current Low-Dropout Regulator With Buffer Impedance Attenuation , 2007, IEEE Journal of Solid-State Circuits.

[3]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[4]  Ahmed Amer,et al.  A 25mA 0.13µm CMOS LDO regulator with power-supply rejection better than −56dB up to 10MHz using a feedforward ripple-cancellation technique , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Jianping Guo,et al.  A 200-ps-Response-Time Output-Capacitorless Low-Dropout Regulator With Unity-Gain Bandwidth >100 MHz in 130-nm CMOS , 2018, IEEE Transactions on Power Electronics.

[6]  Yintang Yang,et al.  Electrical Modeling and Characterization of Shield Differential Through-Silicon Vias , 2015, IEEE Transactions on Electron Devices.

[7]  Eby G. Friedman,et al.  Three-dimensional Integrated Circuit Design , 2008 .

[8]  Xiuhan Li,et al.  Effect of etch holes on the capacitance and pull-in voltage in MEMS tunable capacitors , 2010 .

[9]  Chenchang Zhan,et al.  Analysis and Design of Output-Capacitor-Free Low-Dropout Regulators With Low Quiescent Current and High Power Supply Rejection , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Michael Liehr,et al.  Feasibility of coaxial through silicon via 3D integration , 2013 .

[11]  A. Farcy,et al.  Through Silicon Capacitor co-integrated with TSVs on silicon interposer , 2014 .

[12]  Pavan Kumar Hanumolu,et al.  A high-PSR LDO using a feedforward supply-noise cancellation technique , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[13]  Yiyu Shi,et al.  On the Efficacy of Through-Silicon-Via Inductors , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Adrian M. Ionescu,et al.  Ultra fine-pitch TSV technology for ultra-dense high-Q RF inductors , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[15]  Sang-Bock Cho,et al.  Modeling and Crosstalk Evaluation of 3-D TSV-Based Inductor With Ground TSV Shielding , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Edgar Sanchez-Sinencio,et al.  Low Drop-Out Voltage Regulators: Capacitor-less Architecture Comparison , 2014, IEEE Circuits and Systems Magazine.

[17]  Fengjuan Wang,et al.  An Ultracompact Butterworth Low-Pass Filter Based on Coaxial Through-Silicon Vias , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Quan Pan,et al.  A Fully-Integrated Low-Dropout Regulator With Full-Spectrum Power Supply Rejection , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Zheng Xu,et al.  Three-Dimensional Coaxial Through-Silicon-Via (TSV) Design , 2012, IEEE Electron Device Letters.

[20]  José Silva-Martínez,et al.  External Capacitor-Less Low Drop-Out Regulator With 25 dB Superior Power Supply Rejection in the 0.4–4 MHz Range , 2014, IEEE Journal of Solid-State Circuits.

[21]  Na Gong,et al.  A Novel Hybrid Delay Unit Based on Dummy TSVs for 3-D On-Chip Memory , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Jian Wang,et al.  Investigating on Through Glass via Based RF Passives for 3-D Integration , 2018, IEEE Journal of the Electron Devices Society.

[23]  Yuh-Chung Hu,et al.  The Fringe-Capacitance of Etching Holes for CMOS-MEMS , 2015, Micromachines.

[24]  Marco Ho,et al.  A Low-Power Fast-Transient 90-nm Low-Dropout Regulator With Multiple Small-Gain Stages , 2010, IEEE Journal of Solid-State Circuits.