Verification of asynchronous interface circuits with bounded wire delays

We address the problem of verifying that the gate-level implementation of an asynchronous circuit, with given or extracted bounds on wire and gate delays, is equivalent to a specification of the asynchronous circuit behavior described as a classical flow table. We give a procedure to extract the complete set of possible flow tables from a gate-level description of an asynchronous circuit under the bounded wire delay model. Given an extracted flow table and the initial flow table specification, we give procedures to construct a product flow table so as to check for machine equivalence under various modes of operation.

[1]  Edward B. Eichelberger,et al.  Hazard Detection in Combinational and Sequential Switching Circuits , 1965, IBM J. Res. Dev..

[2]  Stephen H. Unger,et al.  Asynchronous sequential switching circuits , 1969 .

[3]  I. Aleksander,et al.  Theory and Design of Switching Circuits , 1978 .

[4]  Arthur D. Friedman,et al.  Theory and Design Switching Circ , 1985 .

[5]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[6]  Srinivas Devadas,et al.  On the verification of sequential machines at differing levels of abstraction , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Nancy A. Lynch,et al.  An introduction to input/output automata , 1989 .

[8]  Nagisa Ishiura,et al.  Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits , 1989, 26th ACM/IEEE Design Automation Conference.

[9]  David L. Dill,et al.  Trace theory for automatic hierarchical verification of speed-independent circuits , 1989, ACM distinguished dissertations.

[10]  David L. Dill,et al.  Timing Assumptions and Verification of Finite-State Concurrent Systems , 1989, Automatic Verification Methods for Finite State Systems.

[11]  Luciano Lavagno,et al.  Synthesis of verifiably hazard-free asynchronous control circuits , 1991 .

[12]  Luciano Lavagno,et al.  Algorithms for synthesis of hazard-free asynchronous circuits , 1991, 28th ACM/IEEE Design Automation Conference.

[13]  Srinivas Devadas,et al.  Verification of interacting sequential circuits , 1991, DAC '90.

[14]  Nagisa Ishiura,et al.  Coded time-symbolic simulation using shared binary decision diagram , 1991, DAC '90.

[15]  Jerry R. Burch.  Delay models for verifying speed-dependent asynchronous circuits , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[16]  Sharad Malik,et al.  Certified timing verification and the transition delay of a logic circuit , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[17]  Sharad Malik,et al.  Event suppression: improving the efficiency of timing simulation for synchronous digital circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..