Design and analysis of low power 1-bit full adder cell

In this paper low power full adder using 11 transistors has been proposed. The main idea of design is based on improving the performance of 10 transistor full adder design mentioned in literature by sacrificing a transistor count. While the proposed circuit has negligible area overhead, it has remarkably improved power consumption and temperature sustainability when compared with existing design. BSIM3v3 90nm standard models are used for simulations on Tanner EDA tool.

[1]  Anantha Chandrakasan,et al.  Embedded power supply for low-power DSP , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Mohamed A. Elgamel,et al.  Design methodologies for high-performance noise-tolerant XOR-XNOR circuits , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Massoud Pedram,et al.  Clock-gating and its application to low power design of sequential circuits , 2000 .

[4]  Po-Ming Lee,et al.  Novel 10-T full adders realized by GDI structure , 2007, 2007 International Symposium on Integrated Circuits.

[5]  Israel A. Wagner,et al.  Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..