Latency Aware Fault Tolerant Cache in Multicore Using Dynamic Remapping Clusters

This work proposes a re-usability aware fault remapping scheme for multicore NUCA cache. It replicates data in non-reusable blocks to ensure full error coverage and minimum latency, by forming dynamic remapping clusters around the home tiles. Simulations in Multi2Sim 5.0 claim up to 18.64% increase in hit ratio and 20.79% decrease in latency in last-level cache over the existing techniques with 3.17% area, 5.35% leakage power and 3.34% dynamic power overheads.

[1]  Haridimos T. Vergos,et al.  Performance recovery in direct-mapped faulty caches via the use of a very small fully associative spare cache , 1995, Proceedings of 1995 IEEE International Computer Performance and Dependability Symposium.

[2]  Hai Zhou,et al.  Yield-Aware Cache Architectures , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[3]  Farshad Moradi,et al.  65NM sub-threshold 11T-SRAM for ultra low voltage applications , 2008, 2008 IEEE International SOC Conference.

[4]  Babak Falsafi,et al.  Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[5]  Stefanos Kaxiras,et al.  Cache replacement based on reuse-distance prediction , 2007, 2007 25th International Conference on Computer Design.