A full matrix joint optimization method for hardware implementation of AES MixColumns/InvMixColumns

[1]  Ning Chen,et al.  High-performance designs of AES transformations , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[2]  Michael P. Hayes,et al.  A Common Subexpression Elimination Tree Algorithm , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Ning Chen,et al.  Cyclotomic FFTs With Reduced Additive Complexities Based on a Novel Common Subexpression Elimination Algorithm , 2007, IEEE Transactions on Signal Processing.

[4]  Yeong-Kang Lai,et al.  A novel memoryless AES cipher architecture for networking applications , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[5]  In-Cheol Park,et al.  Low-Complexity Parallel Chien Search Structure Using Two-Dimensional Optimization , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Jin-Hua Hong,et al.  An Efficient Area-Delay Product Design for MixColumns/InvMixColumns in AES , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[7]  L. Wanhammar,et al.  Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm , 2002 .

[8]  Milos Drutarovský,et al.  InvMixColumn decomposition and multilevel resource sharing in AES implementations , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Asoke K. Nandi,et al.  Composite field GF(((22)2)2) advanced encryption standard (AES) S-box with algebraic normal form representation in the subfield inversion , 2011, IET Circuits Devices Syst..

[10]  Ning Wu,et al.  Optimization of Area and Delay for Implementation of the Composite Field Advanced Encryption Standard S-Box , 2016, J. Circuits Syst. Comput..

[11]  A. Prasad Vinod,et al.  New Reconfigurable Architectures for Implementing FIR Filters With Low Complexity , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Mohamed Hashem,et al.  Lightweight mix columns implementation for AES , 2009 .

[13]  Keshab K. Parhi,et al.  Implementation approaches for the Advanced Encryption Standard algorithm , 2002 .

[14]  A. Prasad Vinod,et al.  A New Common Subexpression Elimination Algorithm for Realizing Low-Complexity Higher Order Digital Filters , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  José Luis Imaña,et al.  Bit-parallel finite field multipliers for irreducible trinomials , 2006, IEEE Transactions on Computers.

[17]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..