High holding voltage cascoded LVTSCR structures for 5.5-V tolerant ESD protection clamps

This paper presents a new design concept for the control of the holding voltage of LVTSCR ESD protection structures by realizing a negative feedback in the p emitter. The negative feedback is implemented by the creation of a voltage drop using embedded circuit elements. The final clamp voltage is tuned to exceed the power supply level, thus eliminating the potential for latchup. The design is validated by ESD pulse measurements performed on test structures with cascoded, triggered LVTSCRs for 5.5-V tolerant I/O pins in an 0.18-/spl mu/m CMOS process. The results of the first part of the study were used to propose another design for the LVTSCR with a high holding voltage based on emitter area reduction. The proposed device is validated using three-dimensional simulations and experimental analysis.

[1]  E. Rosenbaum,et al.  Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions , 2000 .

[2]  Andrzej J. Strojwas,et al.  Perspectives on technology and technology-driven CAD , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[4]  R. Stephenson.  A and V , 1962, The British journal of ophthalmology.

[5]  C.C. Russ,et al.  GGSCRs: GGNMOS Triggered silicon controlled rectifiers for ESD protection in deep sub-micron CMOS processes , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[6]  G. Reimbold,et al.  An attempt to explain thermally induced soft failures during low level ESD stresses: study of the differences between soft and hard NMOS failures. , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[7]  Vladislav Vashchenko,et al.  Technology CAD evaluation of BiCMOS protection structures operation including spatial thermal runaway , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  V. F. Sinkevitch,et al.  Negative differential conductivity and isothermal drain breakdown of the GaAs MESFET , 1996 .

[9]  Elyse Rosenbaum,et al.  Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[10]  T. Smedes,et al.  The impact of substrate resistivity on ESD protection devices , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[11]  A. Concannon,et al.  Comparison of ESD protection capability of lateral BJT, SCR and bidirectional. SCR for hi-voltage BiCMOS circuits , 2002, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting.

[12]  A. Joseph,et al.  Electrostatic discharge characterization of epitaxial-base silicon-germanium heterojunction bipolar transistors , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[13]  A. Amerasekera,et al.  Bipolar SCR ESD protection circuit for high speed submicron bipolar/BiCMOS circuits , 1995, Proceedings of International Electron Devices Meeting.

[14]  Sheng-Lyang Jang,et al.  MOSFET triggering silicon controlled rectifiers for electrostatic discharge protection circuits , 2001 .

[15]  Timothy J. Maloney,et al.  Basic ESD and I/O Design , 1998 .

[16]  V.A. Vashchenko,et al.  Increasing the ESD protection capability of over-voltage NMOS structures by comb-ballasting region design , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[17]  G. Reimbold,et al.  An attempt to explain thermally induced soft failures during low level ESD stresses: study of the differences between soft and hard NMOS failures , 1998 .

[18]  Ming-Dou Ker,et al.  Cascoded LVTSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup danger , 2000 .

[19]  Koen G. Verhaege,et al.  High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[20]  V. F. Sinkevitch,et al.  Electrical instability and filamentation in ggMOS protection structures , 1997 .

[21]  Wolfgang Fichtner,et al.  Advanced 2D/3D ESD device simulation-a powerful tool already used in a pre-Si phase , 2000 .