Macromodeling C- and RC-loaded CMOS inverters for timing analysis

Timing macromodels for a CMOS inverter loaded by a capacitor or by a series-resistor shunt-capacitor circuit are derived and verified. The macromodel for the capacitive load case is a simple analytical function of a single variable which combines input wave shape, capacitive load, and transistor drive. The model for the RC case is a combination of lookup table and analytical function yielding excellent accuracy to within 5% of detailed circuit simulation.

[1]  Haigang Yang,et al.  Switch-level timing verification for CMOS circuits: a semianalytic approach , 1990 .

[2]  Resve Saleh,et al.  Analysis and Design of Digital Integrated Circuits , 1983 .

[3]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Santanu Dutta,et al.  A timing model for static CMOS gates , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[5]  Doris Schmitt-Landsiedel,et al.  Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Derek J. Pike,et al.  Empirical Model‐building and Response Surfaces. , 1988 .

[7]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[8]  P.R. O'Brien,et al.  Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[9]  P.R. O'Brien,et al.  Fast on-chip delay estimation for cell-based emitter coupled logic , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[10]  J R Burns,et al.  SWITCHING RESPONSE OF COMPLEMENTARY SYMMETRY MOS TRANSISTOR LOGIC CIRCUITS , 1964 .

[11]  Ayman Issam Kayssi,et al.  A methodology for the construction of accurate timing macromodels for digital circuits. , 1993 .

[12]  Karem A. Sakallah,et al.  Analytical transient response of CMOS inverters , 1992 .